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ABSTRACT
High data-rate communication systems require the transmission of radio frequency signals which
are modulated in both amplitude and phase, presenting peak power envelope swings exceeding ten
times their average power level. In wireless communication systems, it is a significant challenge
to transmit high peak-to-average-power-ratios signals whilst maintaining a high degree of energy
efficiency. However, it is fundamental from an environmental and economical point of view.
Within radio hardware, power amplifier modules are the most power hungry elements, and it is
therefore of utmost importance to develop modules capable of maintaining high levels of efficiency
over large output power dynamic ranges. A common approach to preserve the power amplifier
efficiency is to use load modulated systems. This thesis investigates circuit level approaches
to push the efficiency of load-modulated architectures to their fundamental limits, focusing on
the power amplifier harmonic terminations. A theory is proposed to determine the intrinsic
optimal load modulation of harmonically tuned power amplifiers within a continuous mode of
operation using closed form equations. The theory is validated by simulations and load-pull
measurements. The impact of the harmonic tuning on highly saturated Gallium Nitride (GaN)
power amplifiers is investigated experimentally and found to be significant, with up to 3 dB
fundamental output power and 50 percentage points efficiency variation on a prototype at 900
MHz. The outphasing load modulated technique was examined further due to its high efficiency
enhancement potential that arises from its dual drive nature. It was observed that the optimal
harmonic terminations vary for different output power levels. A design methodology was then
developed to simultaneously maximise the back off efficiency and power utilisation for a given
device. A 26 Watt 900 MHz GaN outphasing amplifier is presented, based on the proposed
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1.1 Wireless Technologies in a “Smart Society”
Wireless systems are all around us. Whether one is listening to music, making a phone call or
travelling on a plane, chances are that directly or indirectly several complex wireless technologies
are being used. Other applications include mobile communication, TV and radio broadcast,
medical, defence and even cooking. There are few aspects of human life that have not been
touched by wireless technology.
In the last decade, the killer application for wireless communication has been the smartphone.
Smartphones today account for over 85% of mobile phones sold every year for a total of 4.3 billion
worldwide subscribers, expected to grow to 8.9 billion by 2023 ][1]. Large developing countries
such as China, India, Indonesia, Nigeria and Bangladesh account today for the largest number of
new mobile subscriptions per year. On the other side, in western European and North American
markets, the growth in the number of subscribers has slowed down but long-term evolution (LTE)
subscriptions are now taking a leading role [1].
These numbers can be explained as the smartphone has become, in recent years, much more
than a device just for making voice calls. We now rely on it to navigate, stream music and video
and update us in real time on the latest news. As well as growth in the number of smartphones
data traffic has surged, with average subscriber data consumption reaching 3.4 GB/month for
a total of 13 exabytes (1018) per month [1]. An increase in high-resolution video streaming and
the advent of immersive virtual reality technologies are two of the use cases responsible for
the mobile traffic growth happening today and also that predicted for the future. In addition
to catering to the requirement of enhanced data-rates, wireless mobile communication is also
expanding into new territories which are expected to have a significant socio-economic impact:
the internet of things (IoT) and Fixed Wireless Access (FWA).
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As the smartphone has become ubiquitous, many new products in the field of electronics,
appliances, and transportation are increasingly required to have “smart” capabilities. Smart
cities, smart factories, smart meters and smart (or autonomous) vehicles are examples of the
diverse application landscape for the IoT. A smart device or system should have the capability
to acquire process information of its surrounding, understand it and act both accordingly and
autonomously. Gathering information or data can occur through the use of sensors and can be
shared among devices or fed to a centralised unit connected to the network. Smart refers to
the device having the ability to connect and communicate with other devices. For scalability,
cost and practical reasons this communication is expected to be wireless. This phenomenon of
interconnected “things” currently consists of 700 million connected devices and is expected to
reach 3.5 billion by 2023, thanks to major investments in infrastructure taking place in the
United States, Japan and China [1].
On the other hand FWA addresses the need and challenge of providing a broadband connection
to households, where fibre infrastructure is lacking. Less than half of all households worldwide
will have a fixed broadband connection by 2023 [1]; this is the gap that FWA aims to fill. FWA
includes a range of diverse services such as broadband connectivity to rural areas, enhanced
broadband and high data-rate “wireless fibre” where the optical fibre is not a viable or economical
solution. For broadband and future mobile wireless systems to support the growth of the sector
and enable these new applications, many challenges will need to be overcome, and the technical
requirements for future devices and systems appropriately defined. The 5G networks, currently
being standardised, are expected to deliver a system which will be the backbone of a more
connected and smarter society.
1.2 Technical Implications for Future Wireless Networks
The quest to connect more devices together and achieve higher data-rates in the last three
decades has led to the development and deployment of 3G wideband code-division multiple-access
(WCDMA) and 4G LTE networks. These systems are characterised by spectrally efficient quadra-
ture amplitude modulation (QAM) schemes presenting both amplitude and phase modulation of
the information bearing carrier signals [2]. Additionally, the bandwidth available per channel
has increased from 200 kHz in Global System for Mobile Communications (GSM) to 20 MHz in
LTE, reaching up to 100 MHz with carrier aggregation in LTE-A [2]. Driven by the demands
presented in the previous section, 5G systems are expected to provide the following benefits over
current networks:
• Increased number of connected devices
• Larger overall data traffic volumes
• Larger data rate per device
• Decreased energy consumption
• Low latency
• Support of mobility
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Figure 1.1: A simplified block diagram of an up-conversion transmitter.
• Support for mission critical applications
The standardisation process for 5G New Radio (NR) is still on its way but the following trends
can already be identified [3, 4]:
Sub-6 GHz band (0.45 GHz to 6 GHz). The sub-6 GHz band (450 MHz to 5.9 GHz) is a
natural sweet spot for communication and is currently used in most wireless communications
standards. To better use the finite spectrum available, larger order modulation schemes and a
more aggressive exploitation of the spatial domain with multiple input multiple output (MIMO)
and massive MIMO (MMIMO) techniques is expected.
mmWave (24 GHz to 52.6 GHz). New bands will be made available in the mm-Wave
frequency range to achieve channel bandwidths one or two orders of magnitude larger mainly in
line-of-sight (LoS) environments.
Diverse Landscape. Requirements in terms of data-rates and output power levels between
IoT devices, tablets and smartphones will differ vastly, leading to a variety of technologies and
services being implemented in each. Similarly, a diversification and densification in the number
of base-stations will occur to achieve smaller cell sizes resulting in a smaller number of users per
cell.
It will be critical to have transmitters which are fit for different applications, both economically
and environmentally viable, and that meet the system requirements in terms of transmit powers
and nonlinear distortion. As the overall energy consumption of the networks should not be
increased, the power consumption of the transmitter, one of the main contributors in terms of
energy consumption, has to be minimised.
1.3 Power Amplifier Research
To address the need for energy and spectrally efficient transmitters which will meet 5G require-
ments, significant changes will be necessary for most digital signal processing and hardware
elements of a transmitter. Figure 1.1 shows a generic block diagram of a wireless transmitter
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highlighting the IQ modulator, filters, drivers and the power amplifier (PA). Many studies have
shown that within a transmitter the element which has the largest impact in terms of power
consumption affecting system efficiency, reliability and cost is the radio frequency (RF) PA [5–8].
From a system level perspective, the PA presents many properties of interest: output power
(PL,f0 ), gain (G), linearity, efficiency (η), RF and baseband bandwidth, reliability, and cost. Usually,
each of these characteristics is interconnected and trade-offs have to be made during circuit
design depending on the requirements of the specific system. In Friis Transmission formula,
the power received from an antenna, assuming free space transmission from another isotropic




where PR is the power at the receiving antenna, PT is the power at the transmitting antenna, GT
and GR are the gain at the transmit and receiving antenna respectively, and λ is the wavelength
of the propagating signal.
For a given antenna and frequency, the maximum output power delivered to the transmit
antenna by the PA determines the maximum distance of a radio link for a given performance
level or conversely the best performance for a given link distance. If the output power generated
by a single PA is not enough, multiple PAs can be power combined, but this results in an increase
in size, combining losses and potentially cost.
The saturated gain of the PA will have an effect on the overall system efficiency and on the
power added efficiency of the PA which in turn determines the sizing of the low-efficiency driver
stages. Nonlinearities in the PA will cause in-band and out-of-band distortion, degrading system
performance. The PA operates often at backed off power levels to comply with the system linearity
specifications. Alternatively, linearisation techniques in the analogue and digital domain can be
implemented to achieve higher power levels and efficiencies, shifting the problem into the digital
baseband domain. The main metrics used to evaluate PA nonlinearities for modulated signals
are adjacent channel power ratio (ACPR) for out-of-band and error vector magnitude (EVM) for
in-band distortion. Other metrics are also used such as intermodulation distortion (IMD3) when
a two-tone signal is fed through the PA.
Energy efficiency is of great importance as it will determine the power consumption, heat
dissipation, heatsink size and indirectly play a role in the reliability and life-span of the system.
It is estimated that for every Watt of output power dissipated as heat in mobile cellular base
stations, another 1.4 Watts are wasted due to cooling and power conversion losses [5]. Energy
efficiency is defined as the ratio of the fundamental RF output power to the DC power supplied to
the PA and is often referred to as drain efficiency.
Finally, as we have seen, the number of frequency bands that need to be covered in a given
system is increasing and therefore the RF bandwidth of operation of the PA becomes another
important characteristic, determining whether one or multiple PAs have to be used within a
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FIGURE 1.2. (a) Time domain normalised power envelope of a LTE signal with 8.5 dB
PAPR, highlighting its mean (green) and peak (red). (b) Probability density of an
LTE signal presenting a 8.5 dB PAPR.
transmitter. The baseband bandwidth of the PA is another property which becomes crucial
when amplifying modulated signals, especially as channel bandwidths increase. Different circuit
techniques can be used to increase the RF bandwidth and frequency of operation of a PA however
some intrinsic limitations are determined by the semiconductor technology utilised. Commonly
used metrics to determine the frequency limitations of a transistor are the cut-off frequency ( fT)
and the maximum operating frequency ( fmax). These properties are mainly determined by the
structure, size and parasitics of the semiconductor material technology utilised.
As all PA properties relate to each other in some way, the designer will have to carry out some
trade-offs. Research into PA technology consists of investigating strategies to concurrently im-
prove several of these properties, reducing trade-offs, depending on the application’s requirement.
Research at the technology, circuit or system level can be carried out, tackling the same issue
from different angles. This research aims to bridge the gap between the component level and
5
CHAPTER 1. INTRODUCTION
-20 -15 -10 -5 0




























class-B efficiency GSM WCDMA LTE QPSK LTE 64 QAM
Figure 1.3: Efficiency of a class-B power amplifier and the probability densities of different mobile
communications standards, highlighting PAPR values of each.
Table 1.1: Impact of PA efficiency on total transmitter power consumption.
Power Amplifier Average Efficiency 78.5% 31% 25% 15%
PA Output Power 50 W 50 W 50 W 50 W
PA Input Power 64 W 161 W 200 W 333 W
PA Dissipated Power 14 W 111 W 150 W 283 W
Peripheral Losses (e.g. Cooling, Power Distribution) 20 W 155 W 210 W 396 W
Total Power Consumption 84 W 316 W 410 W 729 W
Transmitter Efficiency Including Peripheral Losses 60% 16% 12% 7%
system level design approaches.
1.4 Load Modulation Architectures
Modern wireless standards make use of variable envelope signals. Figures 1.2(a) and 1.2(b) show
the normalised power envelope and probability density function of an 8.5 dB peak-to-average
power ratio (PAPR) LTE signal with quadrature phase-shift keying (QPSK) modulation. In Figure
1.2(a) the average power level of the signal as well as the level of its highest peak are highlighted,
defining the operating range where the amplifier is required to operate efficiently and linearly.
A single-ended linear PA, with a fixed supply voltage, presents a very narrow high efficiency
operating region and its use is therefore inefficient when amplifying signals with these character-
istics. This is evident from Figure 1.3 where the probability distributions of the power envelopes
of GSM, WCDMA and different LTE signals are shown, laid over the theoretical drain efficiency
versus output power of a conventional single-ended class-B amplifier. At peak power level the
class-B PA operates efficiently, however efficiency significantly degrades in output power back-off
(OPBO). For GSM signals where the envelope is constant, it results in an average efficiency
of 78.5% which decreases to 31%, 25%, and 15% for WCDMA, LTE with QPSK and LTE with
6
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FIGURE 1.4. Comparison between Doherty (dashed lines) and outphasing (continuous
lines) drain efficiency profiles for 6 (green), 10 (blue) and 14 (red) dB OPBO.
64-QAM respectively. The average efficiency of the PA is generally inversely proportional to
the PAPR of the transmitted signal. Among the signals considered, the most spectrally efficient
signal, where each orthogonal frequency division multiplexing (OFDM) subcarrier is modulated
with 64-QAM, results in the lowest drain efficiency for the single-ended PA.
To improve on the back-off efficiency of single-device PAs, different efficiency enhancement
architectures have been proposed over the last 80 years. The aim of these techniques is to
modulate either the supply or the load seen by a PA, dynamically, following the variation in the
envelope of the transmitted signal. Load modulation, which exploits the interaction between
multiple devices connected in parallel through non-isolating combining, will be the central focus
of this thesis.
The Doherty PA is the most commonly utilised approach, but it has some limitations. The
conventional Doherty circuit configuration only presents an efficiency enhancement over a finite
output power dynamic range (6 dB), and further increasing this dynamic range generally requires
device size scaling which in some cases results impractical [9]. Additionally, increasing the
dynamic range of operation may result in limitations in terms of output power or gain if a single
RF-input Doherty is used.
Another promising approach based on load modulation which has been receiving growing
amounts of interest is Chireix outphasing. A reason for this interest from industry is it can
theoretically obtain higher levels of efficiency compared to asymmetrical Doherty for large OPBO
levels. A comparison between the Chireix outphasing theoretical performance from [10] and the
asymmetrical Doherty theoretical performance for systems optimised for 6, 10 and 14 dB OPBO
is shown in Figure 1.4.
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FIGURE 1.5. Toshiba GT-Series and Rohde & Schwarz THU9evo UHF solid-state digital
television broadcast transmitter products from [11] and [12].
Large investments have been made in industry and academia to improve the performance of
load modulated architectures, but little research has analysed the intrinsic load modulation and
power control mechanisms of these architectures. System and single-ended component design
are often treated as separate and independent design problems but to push current systems to
their limits an understanding of the load-modulation mechanism of the different PA modes of
operation is necessary. In this PhD project, the link between load modulated system level and
PA component design has been studied, the next section will present the main contributions
resulting from the activities of this research.
1.5 Contributions to the State of the Art
This PhD project sponsored by Toshiba Research Europe Ltd. investigates load-modulated
architectures for the efficient amplification of wireless communication signals with a large PAPR.
In particular, the interest of the industrial sponsor is related to further improving the energy
efficiency of kW broadcast TV transmitters, investigating architectures that can improve the
performance of state-of-the-art Doherty technology.
Examples of the latest generation of digital television broadcast transmitters from Toshiba
and Rohde & Schwarz – utilising laterally diffused metal oxide semiconductor (LDMOS) tech-
nology in the PA modules – can be seen in Figure 1.5. As Gallium Nitride (GaN) technology
has the potential to reach even higher levels of efficiency when compared to existing solutions,
the theories and concepts investigated in this thesis are targeted and implemented using these
devices. Due to cost and to limitations in the hardware and devices available, lower power levels
are used for the prototyping.
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The objective of this thesis is as follows:
1. To provide a comprehensive theoretical and practical review of the techniques available
for increasing the efficiency and bandwidth of single-ended high power amplifiers from a
component level design.
2. To further explain why single-ended amplification techniques are inherently inefficient for
high PAPR modulated signals.
3. To provide a comprehensive review of the main techniques utilised to increase the energy ef-
ficiency of RF PAs over a wide output power dynamic range from a system level perspective,
outlining the limitations and strength of the different approaches.
4. To present a new theory for the optimal load modulation of harmonically tuned and
continuous PA modes of operation validated with simulations and measurements.
5. To investigate the practical load modulation of PAs operating under outphasing-like modu-
lation and the implications for the design of outphasing branch PAs.
6. To devise and present a methodology for the design of outphasing non-isolating power
amplifiers.
7. To demonstrate and apply the methodology to design a GaN high power outphasing system
with state-of-the-art efficiency over a very wide output power dynamic range.
1.5.1 Summary of Contributions
From the thesis objectives, the following specific contributions have been identified as a result of
the activities carried out during the course of this thesis project:
• A design methodology exploiting continuous B/J mode of operation for the de-
sign of multiband PAs. The methodology is proposed using closed-form equations. The
method was demonstrated with the design of a triple-band PA prototype at 0.8, 1.8 and 2.4
GHz with PAE of 70%, 60% and 58% and output powers of 40dBm, 41dBm and 40dBm in
the three bands respectively. The technique was presented at the 2016 Radio and Wireless
Week (RWW) Power Amplifiers for Radio and Wireless Applications (PAWR). The technique
was developed in collaboration with Dr Eyad Arabi. The theory, optimisation fabrication
and measurement were performed by both with an equal contribution (50%).
• A theory defining, with closed-form equations, the ideal optimal intrinsic load
modulation of continuous current source modes (-B/J, -F and -F−1) and switch-
ing modes (-E) of operation. Different load modulation mechanisms are first identified
9
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for Doherty and outphasing techniques based on the physical behaviour of FET transis-
tors. The intrinsic load trajectories of different PA modes of operation are then defined
mathematically finding a close match between simulations and measurements on a GaN
HEMT device. The results were presented in the IEEE Transaction on Microwave Theory
and Techniques and in the 2018 IET Active and Passive Symposium.
• The comprehensive experimental quantification and demonstration of the im-
pact of second harmonic terminations on outphasing branch PAs and of the
variation of its optimal value over output power dynamic range. A pre-matched
prototype GaN PA is designed at 900 MHz and measured with the Toshiba Research
and Development Centre passive multi-harmonic load-pull characterisation set-up demon-
stratig over 50 percentage points 1 efficiency and 3 dB output power variation with second
harmonic manipulation alone. It was further demonstrated that the more the PA funda-
mental load differs from its optimal trajectory the more significant the impact of the second
harmonic impedance is in restoring performance. The optimal second harmonic impedance
over output power has been shown to move and differ for the upper and lower branches of
outphasing PAs. A continuum of 260 degrees in the phase of the second harmonic impedance
has been highlighted which allows near-optimal performance with optimal fundamental
loading. Part of the results have been accepted for publication in the 2018 European
Microwave Week and part have been submitted to the 2018 IEEE Asia Pacific Conference.
• The development of a technique to predict the variation of the optimal second
harmonic termination over power using closed-form equations. Using load-pull
measured data de-embedded to the device current generator plane, continuous class-F−1
closed-form equations are used to predict the optimal second harmonic termination for
different fundamental impedance points. The finding has been accepted for presentation at
the 2018 European Microwave Week.
• The development of a method to assess the performance of an outphasing system
for different static and dynamic second harmonic tuning conditions using the
Chalmers black box equations. Using load-pull data, the Chalmers black box equations
have been used to demonstrate that real outphasing load trajectories with dynamic second
harmonic tuning outperform any case of fixed second harmonic with optimal fundamental
loading. The method has been submitted for presentation at the 2018 IEEE Asia Pacific
Microwave.
• The proposition of a new load-modulated architecture based on non-isolating
outphasing operation with a second harmonic injection path for the dynamic
1Second harmonic tuning alone demonstrated a performance variation up to 50 points enhancing the amplifier’s drain
efficiency from 20% to 70%.
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tuning of the second harmonic. The concepts behind the architecture have been pre-
sented at the 2016 IEEE Radio and Wireless Week and the proposed architecture has been
submitted in US patent 15/406,151 in January 2016 [13].
• The proposition of a framework, based on the previous findings, for the design
of outphasing systems. Its validation through the simulation and subsequent
implementation and measurements of a 900 MHz 26 W outphasing PA prototype.
The prototype has been fabricated and measured matching and exceeding, under most
conditions, the state of the art with a PAE >58% over 8 dB output power. The results have
been published in an article in the IEEE Transaction on Microwave Theory and Techniques.
1.5.2 Published Work
The following works have been published as an outcome of the contributions described above.
• W. Hallberg, P. E. de Falco, M. Özen, C. Fager, Z. Popovic, and T. Barton, “Characterization
of linear power amplifiers for LTE applications,” in 2018 IEEE Topical Conference on
RF/Microwave Power Amplifiers for Radio and Wireless Applications (PAWR), pp. 32–34,
Jan 2018
• P. E. de Falco, P. Pednekar, K. Mimis, S. B. Smida, G. Watkins, K. Morris, and T. W.
Barton, “Load Modulation of Harmonically Tuned Amplifiers and Application to Outphasing
Systems,” IEEE Transactions on Microwave Theory and Techniques, vol. 65, pp. 3596–3612,
Oct 2017
• P. E. de Falco, J. Birchall, and L. Smith, “Hitting the Sweet Spot: A Single-Ended Power
Amplifier Exploiting Class AB Sweet Spots and Optimized Third Harmonic Termination,”
IEEE Microwave Magazine, vol. 18, pp. 63–70, Jan 2017
• P. E. de Falco, J. Birchall, S. B. Smida, K. Morris, K. Mimis, and G. Watkins, “Asymmetrical
outphasing: Exploiting conjugate continuous modes of operation,” in 2017 IEEE Topical
Conference on RF/Microwave Power Amplifiers for Radio and Wireless Applications (PAWR),
pp. 18–21, Jan 2017
• E. Arabi, P. E. de Falco, J. Birchall, K. A. Morris, and M. Beach, “Design of a triple-band
power amplifier using a genetic algorithm and the continuous mode method,” in 2017 IEEE
Topical Conference on RF/Microwave Power Amplifiers for Radio and Wireless Applications
(PAWR), pp. 48–51, Jan 2017
• J. Birchall, P. E. de Falco, K. Morris, and M. Beach, “Efficiency enhancement of M2M
communications over LTE using adaptive load pull techniques,” in 2017 IEEE Radio and
Wireless Symposium (RWS), pp. 26–28, Jan 2017
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• P. E. de Falco, K. Morris, S. Ben Smida, and G. Watkins, “On the Design of Branch Amplifiers
in Outphasing Systems,” ARMMS RF and Microwave Society Conference, 2016
• P. E. de Falco, K. Mimis, S. B. Smida, K. Morris, G. Watkins, A. Yamaoka, and K. Yamaguchi,
“Single-Ended Branch PA Characterisation for Outphasing Amplifiers,” in Eur. Microw.
Conf., Oct. 2018
1.5.3 Accepted for Publication
The work listed here has been accepted for publication, but is not yet in the public domain:
• P. E. de Falco, K. Mimis, S. B. Smida, K. Morris, and G. Watkins, “Harmonically Tuned
Outphasing Amplifiers,” in IET Active and Passive Device Symposium, Nov. 2017
• P. E. de Falco, K. Mimis, S. B. Smida, K. Morris, G. Watkins, A. Yamaoka, and K. Yamaguchi,
“Analysis of Optimal Outphasing Load Trajectories for GaN PAs,” in Asia-Pacific Microwave
Conference Proceedings (APMC), Nov. 2018
1.5.4 Pending Patent
• P. E. de Falco, S. Ben Smida, K. Morris, K. Mimis, and G. Wakins, “Harmonically Tuned
Load Modulated Amplifier,” US Patent Application, no. 15 406151, 2016
1.5.5 Awards
The following awards have been received as a direct result of the activities carried out during
this PhD project:
• P. E. de Falco, "High-Efficiency Power Amplifier Student Design Competition", 2016 Inter-
national Microwave Symposium.
• P. E. de Falco, "IEEE European Microwave Week Student Challenge", 2016 European
Microwave Conference.
• P. E. de Falco, "Best Research Poster", 2016 EPSRC Centre for Doctoral Training in
Communications (CDT) Annual Student Research Conference.
• P. E. de Falco, "Best Research Presentation", 2017 EPSRC Centre for Doctoral Training in
Communications (CDT) Annual Student Research Conference.
1.5.6 Other Contributions
In addition to the contributions described, the author also presented the IMS High-Efficiency
Power Amplifier Student Design Competition linear and efficient 3 GHz winning PA design at
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the 2016 NI Week and his findings on his mixed-mode outphasing load-pull experiments at the
2018 Swedish Microwave Week.
• P. E. de Falco and J. Birchall, “Harmonic Tuning of Mixed-Mode Outphasing Amplifiers,” in
GigaHertz Symposium Swedish Microwave Days, May 2018
• P. E. de Falco and J. Birchall, “A Linear and Efficient 3 GHz Power Amplifier,” in National
Instruments Week Innovate Faster Workshop and Academic Forum, August 2016
1.5.7 Thesis Structure
In Chapter 2 a review of the state of the art of the single-ended power amplifiers is carried out,
covering the fundamental theories and presenting some high-efficiency, linear and multi-band
PA design examples developed during the PhD project. In Chapter 3 a review of the state of the
art in energy efficiency enhancement techniques is carried out. In Chapter 4 the theory of the
load modulation of harmonically tuned PA modes of operation is presented and supported by
simulations and measurements. In Chapter 5 the practical load modulation of PAs operating
in deep saturation is considered, presenting several load-pull measurements on a GaN HEMT
device. In Chapter 6 an outphasing system design methodology and its implementation utilising
class-J PAs is also demonstrated. In Chapter 7, the conclusions are drawn, with recommendations
and ideas for future work. Appendix A includes the IEEE Microwave Magazine article providing
a detailed description about the design entered to the 2016 IMS High Efficiency PA Design
Competition. Appendix B includes for completeness US patent 15/406,151 providing details of











HIGH-EFFICIENCY RF POWER AMPLIFIERS
In order to understand the need for complex energy efficiency enhancement architectures, it
is necessary to cover the foundations of its basic building block, the single-ended PA. After a
brief review of the main technologies, an introduction is given to the analysis techniques used
throughout this thesis. The results of the conventional and more recent theories of continuous and
harmonically tuned PA modes are summarised. A review of the state-of-the-art broad-band, multi-
band, high-efficiency and linear single-ended PAs is presented, summarising some of the designs
carried out during the research project. Finally, the inherent limitations of the single-ended PA
technique are described, justifying the interest on efficiency enhancement techniques.
2.1 Transistor Technologies
Aside from special applications such as microwave ovens or where tube PAs are still used to
generate high RF powers (100 W to MW) at mm- and sub-mm-wave frequencies (>30 GHz)
[26–28], solid-state technology is at the core of nearly all modern high-power RF applications
[29]. From cellular base station transceiver systems [30] to digital TV broadcast [12], avionics,
industrial, scientific and measurement (ISM) and military electronic counter measurements
(ECM) [31, 32], solid-state devices are the workhorse of the wireless communication revolution.
The diverse application landscape led over the years to the development of various technologies
which meet the conflicting requirements and trade-offs for each application. The trade-offs, as was
discussed in Chapter 1, are mainly in terms of performance (efficiency, gain, linearity, bandwidth),
reliability, size, weight (airborne or space applications), life-span, cost and complexity.
Some trends can be identified in the major markets to embrace a dominant device technology
which best meets the demands of the evolving wireless communications landscape. The early
1980s saw LDMOS and vertically diffused metal oxide semiconductor (VDMOS) replace silicon
15
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Table 2.1: Material properties of microwave semiconductors [34].
Material Property Silicon SiC GaAs GaN
Energy gap (eV) 1.12 2.86 1.42 3.39
Breakdown Field (kV/cm2) 300 2000 400 2000
Saturation Electrical Velocity (cm/s) 9×106 2×107 1.3×107 2.3 ×107
Electron Mobility (cm2/(V·s)) 1450 500 8500 800
Thermal Conductivity (W/(cm·◦C)) 1.45 3.5 0.46 1.3
bipolar technology due to their improved frequency response, higher breakdown voltages and
thermal properties [33]. The evolution and refinement of this technology through the years, makes
it still competitive in high power sub-3 GHz applications thanks to its ruggedness and reliability.
For frequencies above 3 GHz, Gallium Arsenide (GaAs) Field Effect Transistor (FET) and GaAs
heterojunction bipolar transistor (HBT) technologies represented the highest performing cost-
effective solution, due to the wider band-gap and higher electron mobility characteristics, when
compared to silicon [29, 33].
The last two decades have seen wide-bandgap semiconductor materials, in particular GaN
and Silicon Carbide (SiC), transition from laboratory settings into commercial products. The
GaN high electron mobility transistor (HEMT) presents advantages over previously quoted and
competing devices. A comparison of the different semiconductor technologies in terms of some
important material properties is presented in Table 2.1. The energy gap provides a metric for
the magnitude of the internal electric fields which a material is able to sustain before electronic
breakdown [29]. As shown in the table, in GaN and SiC the breakdown fields are an order of
magnitude larger than in Silicon and GaAs.
The possibility of using larger drain voltages leads to an increase in the output impedance
per Watt of RF power, in turn decreasing the impedance transformation ratio in the matching
networks and allowing matching over a broader bandwidth. The large saturation electrical
velocity of GaN leads to larger current densities which allow to reduce the transistor periphery
for a given output power level, leading to lower values of capacitance per Watt of output power
and low drain-to-source resistance. SiC which also presents excellent thermal conductivity
characteristics is used as a substrate for many commercial GaN devices such as in Wolfspeed
products [35].
These improved parasitic characteristics make GaN HEMT suitable devices to reach high
efficiency in switch-modes of operation and provide wide bandwidth of operation [35]. GaN also
presents some downsides compared to the legacy technologies. Among GaN shortcomings, GaN
presents lower values of electron mobility determining a relatively high knee voltage [34]. Gate
leakage currents and trapping effects have been observed and associated to knee walkout and
current collapse phenomena for certain technology implementations [34]. The linearity of the
device is poorer in comparison to GaAs and Silicon because of its slow compressive characteristics

















Figure 2.1: Ideal large-signal piece-wise current source FET model.
technology make GaN still referred to sometimes as an immature technology. Nevertheless, much
research has gone into addressing these issues and improving performance with an increasing
number of GaN products currently used in several segments of the market [30–32]. The technology
is today still receiving a significant amount of public investment.
Most of the theories and principles for the design of PAs outlined in this thesis are applicable
to any general FET. Due to the high-performance capabilities and future prospectives of GaN
technologies, GaN devices are utilised throughout this thesis for the verification of the theories,
when carrying out experiments or presenting design examples.
2.2 Transistor Models
2.2.1 The Current Source Transistor Model
The ideal FET shown in Figure 2.1 can be modelled by a current source where the drain current
is a function of the gate- and drain-source voltages:
(2.1) iDS =F (vGS,vDS)=FGS(vGS)FDS(vDS)




0 for vGS <VTH
gt(vGS −VTH) for VTH ≤ vGS ≤VSAT





vDS for 0≤ vDS <VK
1+ go (vDS−VK)IMAX for VK ≤ vDS ≤VBR
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FIGURE 2.3. The function F (vGS,vDS) sweeping vDS for vGS set to different values.
IMAX the maximum saturated current is determined from:
(2.4) IMAX = gt(VSAT −VTH)
where gt is a constant transfer parameter, VTH is the threshold voltage when the FET starts
conducting and VSAT is the maximum input gate-source voltage. VK and VBR are the knee
and breakdown voltages which delimit the active region of operation of the FET and go is
a constant output parameter. Assuming small-signal (small values of vGS and vDS), a bias
dependent transconductance gm, relating the gate-source voltage and drain current, and an
output conductance gds, relating drain-source voltage and drain current, can be determined from




















Figure 2.4: Conventional and modified transfer characteristic to include weakly nonlinear effects
(a) and resulting drain current output waveforms for class-B biasing (b).
gds can also be represented for small signals with an equivalent bias dependent shunt resistance
RDS. Figure 2.2(a) shows the FGS(vGS) transfer characteristic of the ideal FET, highlighting the
different regions of operation: threshold (pinch-off), active and saturation. In Figure 2.2(b) the
piece-wise linear FDS(vDS) is shown, evidencing the effects of the knee voltage VK and the output
conductance. The functions are combined for a sweep of VDS over a number of different vGS
values in Figure 2.3 showing the ideal DC-IV curves. The knee and output conductance effects
are included in Figure 2.3(a) while in Figure 2.3(b) the same equations are used but go and VK
are set to 0. This idealised case is usually chosen for simplicity of analysis when determining the
conventional PA modes operation [33].
2.2.2 Weakly Nonlinear Effects
A long history exists in modelling the soft turn-on and compression effects which occur in real
transistors. Over the years different closed-form equations fitted to measured data and parameter
extraction techniques have been proposed [37–40]. An example is provided by [33] where a cubic









for VTH ≤ vGS ≤VSAT
More complex function are usually used to fit the behaviour of FET transistors however this
simple model already gives a better approximation of the behaviour of a real device. A comparison
between the transfer characteristics of the ideal FET described by (2.2) and (2.7) is shown in
Figure 2.4(a). When subject to a sinusoidal input stimulus, with the FET gate bias set to VTH, the
shape of the output drain current diverges from the expected half-wave rectified waveform, due
to the weakly nonlinear effects, as shown in Figure 2.4(b). This phenomenon has led to an effort
in the utilisation of different drain-source current formulations to present power amplifier modes
of operation, such as the quartic function [41], in the mathematical analysis and design of PAs.
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Figure 2.5: Idealised switch FET model.
2.2.3 The Switch Transistor Model
A different approach to the modelling of active devices for the analysis and design of PAs is
to assume the transistor behaves like a switch. In order to make this assumption, the general
conditions for switching operation are [42]:
• The transistor must be biased at threshold.
• Input drive level must be large enough so that output current transitions from threshold to
saturation (as a switch operating ON, OFF) very fast.
• The transistor must have gain at many harmonics of the fundamental to allow fast transi-
tions between states.
Figure 2.5 shows the idealised switch FET model consisting of a switch with series RON resistance.
When the conditions presented for switching operation are met, changes in the load presented to
the switch will affect and shape the current flowing through it, while rail-to-rail voltage swing is
maintained and determined by the voltage supply VDS. The voltage and current overlap across
RON constitutes the main source of losses in ideal switch-mode transistors.
2.2.4 Clipping and Knee Effects
In reality, the transistor is neither an ideal current source nor voltage source and it can only be
approximated as such when certain conditions are met. In particular, the assumption of ideal
switching operation falls apart when the transistor is operated close to its fmax. The effect of the
voltage-current knee interaction becomes critical. To reliably predict the behaviour and efficiency
of power amplifiers operated in deep compression, a more realistic model that describes the






















Increasing N from 4 to 24
Figure 2.6: Knee drain-source function plotted for different values of the technology variable N.
used approach to model this behaviour in Computer Aided Design (CAD) nonlinear models is the
use of a hyperbolic tangent function [35]:
(2.8) FDS(vDS)= (1+λdsvDS)tanh(αdsvDS)
where αds is a saturation voltage parameter and λds is a channel length modulation parameter.
To overcome the cumbersome mathematical analysis and derive some qualitative insight in
the behaviour of highly compressed PAs, Quaglia [43] has recently introduced a polynomial
formulation allowing for closed-form analysis when the voltage waveform is assumed to be a
purely sinusoidal waveform (all harmonics short). The drain-source function is formulated as:
(2.9) FDS(vDS)= (1− (1−vDS)N )
where N is a technology dependent variable. The drain source function in (2.9) is also plotted in
Figure 2.6. Increasing N, the knee function starts to approximate the zero knee ideal formulation.
From experimental measurements in [43] it is suggested that to approximate GaN devices pulsed
RF IV "fan diagrams", a value of 4 ≤ N ≤ 8 should be selected, while for GaAs devices N ≥ 20.
This difference reflects the higher knee voltage in GaN devices compared to GaAs.
2.2.5 Parasitic Effects and Commercial Nonlinear CAD Models
The relationship between gate-source voltage and drain-source current of the FET has been
described at the intrinsic current source or current generator plane in the previous sections.
At RF frequencies, other parasitic effects significantly alter the performance of the FET. The
parasitic effects can be empirically modelled using lumped components [33]. Intrinsic parasitics
relate to the modelling of the active region of the HEMT and are nonlinear, while parasitics
outside of the active region, also known as extrinsic, are generally constant.
Figure 2.7 shows the large-signal circuit model, including intrinsic and extrinsic parasitics,
of a commercially available packaged GaN HEMT, the Wolfspeed 40010F. Firstly, the barrier to
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FIGURE 2.7. 10 Watt CGH40010F GaN CREE large-signal model excluding package
[35].
channel connections in the GaN HEMT behave as lossy diodes and can be modelled as nonlinear
gate-source (Cgs) and gate-drain (Cgd) capacitances in series with resistances Ri and Rj. The
non-perfect isolation in the channel leads to the drain-source Cds capacitance and resistance
Rds. Finally, the gate, source and drain pads are transmission lines sections modelled with their
equivalent lumped representation [44].
To analyse the complex interaction taking place when the transistor is operated in satura-
tion without taking direct measurements on a device, harmonic balance simulations using the
nonlinear CAD models developed in-house or provided by device manufacturers can be the most
effective solution. To verify the theories proposed in this thesis a commercial CAD simulator is
used with the nonlinear models of several GaN HEMT devices. In particular, Wolfspeed GaN on
SiC devices [45] are chosen due to the good performance shown and the accurate models provided.
The nonlinear models include access to intrinsic drain current and voltage probes placed at the
current source plane of the device. This plane of analysis is referred to as plane A while the
package plane after the parasitics is referred to as plane B.
The model, shown in Figure 2.7, is based on closed-form empirical equations which fit both
conductance and transconductance dispersion as well as knee collapse [35], modelling weak
nonlinearities and the knee effect. The model also includes self-heating effects, highlighted in
green in Figure 2.7, scaling of the drain current to provide a reduction in power -0.1dB per 10◦
temperature rise. The linear and nonlinear equations which define the component values in the
model are used to fit extensive sets of linear and nonlinear measurements on real devices over
a wide range of bias conditions and power levels [35]. In general, when using CAD models to
design RF PAs, it is important to be aware of what type of measurements are used to fit the CAD
model and what are the measurement conditions (temperature, biasing, power levels) as these
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Figure 2.8: Ideal current source FET circuit configuration.
conditions will determine whether the model can be reliably used for the chosen application and
design.
2.3 Power Amplifier Modes of Operation
2.3.1 Reduced Conduction Angle Power Amplifiers
The ideal current source FET in Figure 2.1, described by (2.1) to (2.6), is analysed in a common
source configuration as in Figure 2.8. It is instructive to determine the Fourier harmonic com-
ponents present in the output drain current as a function of drive level and conduction angle.
The formulation in [36] of the reduced conduction angle analysis is presented here because of
its clarity. Drive level (β) and conduction angle (α) are included, defining the input time-domain
gate-source voltage (vGS) as a sinusoidal signal with instantaneous amplitude βVgs,max, and
biasing VGS:
(2.10) vGS =VGS +βVgs,max sin(ω0t)
where 0≤β≤ 1 and the maximum input amplitude swing is:
(2.11) Vgs,max =VSAT −VGS
23
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For a defined operating region (VTH, VSAT), defined in Section 2.2.1, and conduction angle at
maximum drive level, the resulting gate source VGS can be calculated:
(2.12) VGS =
VTH −VSAT sin(π−α2 )
1−sin(π−α2 )





1+βbo (βsin(ωt)+βbo) for 2nπ+αx ≤ω0t ≤ (2n+1)π−αx
0 for (2n−1)π−αx ≤ω0t ≤ 2nπ+αx
where the instantaneous conduction angle is given by:
(2.14) sin(αx)=−βbo
β




1−βbo (βsin(ωt)−βbo) for 2nπ+αx ≤ω0t ≤ (2n+1)π−αx
0 for (2n−1)π−αx ≤ω0t ≤ 2nπ+αx
and the instantaneous conduction angle is:
(2.16) sin(αx)= βbo
β
The drive level where the input gate voltage reaches the threshold voltage βbo can be defined for
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))+βbo sin(N(π−cos−1 βboβ ))
}
(N(N2 −1))
with N ≥ 2.






















and higher harmonics given by:











N cos(N cos−1 βbo
β
)+βbo sin(N cos−1 βboβ )
}
(N(N2 −1))
In conventional reduced conduction angle analysis the voltage waveform is kept as purely
sinusoidal waveform, therefore the DC supply VDS is chosen to maximise the output voltage




And the maximum value of the fundamental component of the drain voltage can be determined
(2.27) Vds,f0,max =VDS −VK
When all harmonics are short, as in Figure 2.8 with a parallel resonant circuit at ω0, the load
termination (RL) allowing maximum voltage swing at the maximum current swing, is purely real
and can be written as:






















































Figure 2.10: Load-lines of class-A, mid-AB, deep-AB, -B and -C PA modes of operation.
In Figures 2.9 and 2.10 the waveforms and load-lines for different conduction angles are presented
for β= 1. The five cases correspond to values of conduction angle of 360◦, 240◦, 197◦, 180◦, 90◦.
The DC, fundamental and harmonic components are plotted as a function of conduction angle in
Figure 2.11 for β= 1. It should be noted the normalised drive parameter β is fixed to 1 but the
amplitude of the sinusoidal input signal (Vgs,max) is adjusted to maintain the drain source current
swing between 0 and IMAX for all values of conduction angle, as expressed in (2.11) and (2.12). It
is possible to investigate the trends of the DC and harmonic components as the conduction angle
varies from 2π to 0, analysing Figure 2.11:




• In class-AB the fundamental component Ids,fo,β=1 has a higher magnitude than the class-A
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Figure 2.11: DC, fundamental and harmonic components of current waveform as a function of
conduction angle.
and class-B cases where Ids,fo,β=1 = IMAX2 . For α≤π the fundamental component decreases
monotonically due to the reduction in conduction angle.
• The largest harmonic component beyond the fundamental is the second harmonic which
takes a positive value for all conduction angles.
• The third harmonic takes a negative value in the class-AB range, and positive in class-C
range, crossing zero when α=π.
According to (2.29) the optimal load resistance for a given device varies with conduction angle.
Assuming a zero knee voltage and with VDS chosen to normalise the class-A optimal load to 1,













The optimal load resistance value and drain efficiency as a function of the conduction angle is
shown in Figure 2.12(a). The theoretical drain efficiency varies between 50% class-A and 100%
reached for the unrealistic case of α= 0. The optimal resistance is inversely proportional to the
current fundamental component, and increases substantially for deep class-C modes. The Power
Utilisation Factor (PUF), defined as the ratio of power delivered for a given mode over the power
delivered by a class-A PA:
(2.33) PUF = PL,f0(α)
PL,f0,class−A
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FIGURE 2.12. Ideal efficiency, normalised load value (a), PUF and gain (b) as a function
of conduction angle.
and the gain:
(2.34) G = PL,f0
Pin,f0
are important factors to consider when describing modes of operation. The PUF follows the
same trend as Ids,fo . The normalised gain gives a measure of how much the input drive level is
increased to achieve maximum current swing for each of the different modes of operation. From
class-A to class-B the gain is reduced by 6-dB and down by 12-dB when the conduction angle is in
deep class-C with α= 90◦.
The PUF and gain versus conduction angle is shown in Figure 2.12(b).The first trade-off
which is evident from this idealised analysis is that between efficiency and gain/output power.
The DC, fundamental and harmonic components of the waveforms for the different modes of
operation from Figure 2.9, are plotted as a function of the drive level in Figure 2.13. The following
considerations can be drawn:
• The DC consumption is constant for the class-A mode for all values of β, for class-AB only
until current waveform truncation occurs.
• For the -A and -B modes the output fundamental current component linearly increases
with β while for class-AB and class-C modes compressive and expansive characteristics are
noticeable.
• Second harmonic component is present in all modes apart from class-A and it monotonically
increases with drive level.
• Third harmonic component is present only in modes -AB and -C with opposite sign. For
class-C it linearly increases with drive level. Deep class-AB mode presents a third harmonic
28
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class A mid class AB deep class AB class B class C
Figure 2.13: DC, fundamental and harmonic components for different PA modes of operation as a
function of drive level.
component at greater back-off (low values of β) while mid -AB mode has a larger third
harmonic component at larger drive levels.
Theoretical drain efficiency of the different modes of operation considered is plotted in Figure
2.14 versus output power normalised to the class-A. It can be noted that reducing the conduction
angle improves both peak and back-off efficiency. However a further reduction in conduction
angle beyond the class-B configurations causes a decrease in maximum output power.
It should be noted that the analysis presented is very idealised and is based on assumptions
which are known not to be true in advance in most scenarios (VK = 0, gds = 0), it is therefore not
surprising that in practice some of the results are contradicted by the real world. In particular
when considering the efficiency and drain current harmonic composition of these modes of
operation in real devices, compression caused by the knee interaction needs to be considered.
Some interesting differences can already be seen considering a current formulation which
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Figure 2.14: Drain efficiency of different PA modes of operation as a function of drive level.
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(b)
FIGURE 2.15. DC, fundamental and harmonic components (a) and ideal efficiency and
normalised load value (b), as a function of conduction angle for quartic current
waveform formulation. Dots represent the same parameter according to their colour
for the halfwave rectified current formulation.






2)]2 for |α| < αQ2
0 Otherwise
where αQ is the conduction angle of the quartic waveform and the other parameters were
previously defined. In Figures 2.15(a) and 2.15(b) the harmonic components of a quartic waveform
and the optimal loads and efficiency are plotted versus conduction angle. For values of αQ =
90◦,180◦,240◦, the corresponding harmonic components, efficiency and load values of the halfwave
rectified current from (2.13) and (2.15) are plotted for comparison. The trends previously identified
are still visible for the new current formulation although the absolute values are not the same.
An interesting point which can be seen is that both second and third harmonic cross zero for
mid-class-AB mode αQ = 320◦ instead that in class-A, and that second harmonic crosses zero for
αQ = 220◦ instead of for class-B.
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Figure 2.16: Simplified circuit configurations for switch-mode of operation PAs (-E, -F, F−1, D,
D−1).
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Figure 2.17: The main switch-mode of operation power amplifiers’ current and voltage waveforms
(-F, -F−1, E, D).
2.3.2 Switch-Mode Power Amplifiers
To reach the highest levels of efficiency and improve upon the trade-offs of the reduced conduction
angle modes, switching mode power amplifiers (SMPA) [42] are employed. The core idea is to
utilise the transistor as a switch, over-driving its input and controlling the output fundamental
and harmonic loads to shape the current and voltage waveforms. The most common switching
modes of operation: -D, -F, -F−1 and -E, are defined by their intrinsic current and voltage
waveforms.
The waveforms for these modes of operation and the equivalent circuit configurations are
shown in Figures 2.16 and 2.17. Although they are all considered switching modes of operation,
there are some significant differences in the underlying assumptions of class-E, -D and -D−1
modes on one side and class-F and -F−1, on the other side. Class-E, -D and -D−1 modes make the
assumption of strong switching operation [46]. Class-F and -F−1 have a broad definition and can
be rightly considered and referred to as harmonically tuned modes of operation as well.
Strong switching means that the switch is an open circuit during the OFF state and a short
circuit during the ON state. The time required to transition between states is zero. The strong
switching SMPAs’s performance is conventionally analysed in the time domain. The power
dissipated by the transistor can be defined as the overlap between the voltage and current

















Minimising Pdissipated corresponds to maximising the drain efficiency η. All the waveforms in
Figure 2.17 present a theoretical efficiency of 100% as there is no voltage and current overlap.
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In practice, a resistance RON including drain and source pad resistances and the effective resis-
tance in the triode region, as well as an effective output capacitance COUT, limit the maximum
achievable efficiency and frequency of operation. The output capacitance can be approximated as:
(2.38) COUT = CDS +CGD||CGS











where Vsw is the voltage across the capacitor when the switch turns ON. PCOUT and PRON can be
minimised by controlling the shape of the waveforms, through the appropriate loading of the
switch.
In class-E modes PCOUT is minimised by defining appropriate zero voltage switching (ZVS)
and zero voltage derivative switching (ZVDS) conditions. The ZVS condition assures the output
capacitor COUT is fully discharged when the switch turns on, while the ZVDS condition that no














A class-E amplifier is a SMPA which meets both (2.41) and (2.42) conditions. The original class-E
current waveforms can be written in piece-wise form [42]:
(2.43) iDS,E(t)=
0 for 0≤ω0t <πIMAX(1−aE sin(ω0t+θE)) for π≤ω0t ≤ 2π





(ω0t+aE(cos(ω0t+θE)−cos(θE)) for 0≤ω0t ≤π
0 for π<ω0t ≤ 2π
where aE = 1.862 and θE = 32.48◦. From the waveform formulations, the resulting fundamental
and harmonic switch impedances can be derived [42]:
(2.45) ZSnf0 =
(1.52+ j1.11)RL,E n = 1− j5.45 RL,En n > 1
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With respect to Figure 2.16 the required capacitor and reactance values can be calculated as a
function of duty cycle and of the series resonator’s quality factor [48]. Other circuit configuration
have been presented in the literature to achieve class-E operation [49, 50]. Analysing Figure 2.17,




The load resistance RL,E can be calculated as a function of the wanted output power level:
(2.46) RL,E = 0.58
VDS
PL,f0
as when the switch is ON the current becomes a function of the load impedance presented to the
switch and the transistor exhibits voltage source behaviour [10]. The main advantage of class-E
is the high theoretical efficiency, the simplicity in the realisation and the incorporation of the
transistor’s output capacitance in the circuit design. The price to pay is a reduction in the gain
to allow strong switching operation and a reduction in the PUF (0.78) as well as a limitation in
the maximum operating frequency. As the voltage reaches 3.56VDS, the value of VDS must be
chosen in order not to exceed the breakdown voltage of the device VBR. This does not represent a
significant issue for GaN devices due to the large electric fields that can be sustained (20 × knee
voltage [29]).
The other amplifier modes which make the assumption of strong switching operation are
the class-D and class-D−1 modes. Class-D consists of two transistors operated in a push-pull
configuration and a series resonator at its output. During the ON state, the voltage is clamped
to VDS, during the OFF state a sinusoidal current flows through the switch enforced by the
series resonator. The ideal class-D waveforms are therefore a voltage square wave and a current
halfwave rectified wave. Class-D PAs have a PUF a factor of 4
π
larger than class-B (1.27). However,
the requirement of using two devices and the losses due to the discharge of the output capacitor
makes this topology of difficult realisation at microwave frequencies. In class-D−1 two switches
driven in antiphase are connected to a differential load with a shunt parallel resonator. The
waveforms, in this case, are inverted compared to the class-D configuration and the PUF is the
same as class-D.
As opposed to the strong switching modes, class-F and -F−1 have been developed from
frequency domain analysis as ways to improve the efficiency of conventional transconductance
modes of operation such as class-B. Instead of having only two states (ON, OFF) as for the strongly
switching modes, the transistor can operate at multiple states depending on the amplitude of the
input control voltage, as the was the case for the transconductance modes of operation, although
appropriate class-F and -F−1 waveform shaping will occur at the saturated power level [46].
Class-F and -F−1 analysis starts by considering the impact on efficiency and output power of an
arbitrary number of harmonics present in the drain voltage and current. Although the transistor
presents switch-like behaviour, if a finite number of harmonics is present in the waveforms, some
finite time is spent transitioning from the ON to OFF states and vice-versa, causing a reduction
in drain efficiency. The amount of time and efficiency degradation is determined by the number
34






Sinewave Maximally Flat Double-Peak
Figure 2.18: A comparison between a sinewave, a third harmonic enhanced maximally flat
waveform and a third harmonic enhanced double peak waveform.
of harmonics assumed in the current and voltage waveforms. Class-F and -F−1 are different
possibilities to utilise this finite number of harmonics with the aim of reducing Pdissipated. If a
infinite amount of harmonics are present in the waveform class -F and -F−1 are defined in this
thesis as switch-modes, when a finite number of harmonic is used to describe -F and F−1 modes
they are referred to as harmonically tuned.
Figure 2.16 shows a class-F circuit block diagram configured to control up to the third
harmonic. A higher number of odd harmonics can be controlled through the use of multiple series
resonators; if an infinite number of harmonics are controlled the voltage waveform becomes the
ideal square-wave in Figure 2.17. Studies on ideal drain current and voltage waveforms have
determined, through the analysis of their Fourier components what are the optimal fundamental
and harmonic load impedances required to achieve maximum efficiency and output power as a
function of the number of harmonics considered [51–55]. In class-F amplifiers odd harmonics
are used to square or flatten the voltage waveform while the current is assumed as a class-B
half-wave rectified waveform. To square the voltage waveform the third harmonic component is
in anti-phase with respect to the fundamental:
(2.47) vDS,F(α)=VDS +Vds,f0 cos(α)−Vds,3f0 cos(3α)
Figure 2.18 plots (2.47) for three different ratios
Vds,3f0
Vds,f0
, with Vds,f0 adjusted in each case to achieve







• A maximally flat voltage waveform
(Vds,3f0
Vds,f0
= 19 ,Vds,f0 = 9VDS8
)
[52].
• A double-peak third harmonic enhanced sinewave
(Vds,3f0
Vds,f0
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A higher fundamental voltage can be supported with third harmonic enhanced waveforms for
the same peak-to-peak swing, increasing efficiency and output power. Including higher order
odd harmonics in (2.47) allows to further increase Vds,f0 leading to even higher efficiencies.
Maintaining the current waveform as an ideal halfwave rectified a PUF of 1.13, 1.16 and a
drain efficiency of 90.6%, 88.4% are obtained respectively for the maximally flat and double-peak
waveforms. In practice, it is rarely attempted to directly control above the fifth harmonic as
the complexity increase and loss in the matching network cancels out the small performance
improvements. A similar analysis can be carried out on even order waveforms quantifying the
performance degradation of a reduction in the number of harmonics from the ideal half-wave
rectified waveform to a second or fourth harmonic enhanced wave. In this thesis, a double peak
voltage waveform and a half-wave rectified current waveform are assumed for the class-F in later





a short circuit at the second and an open circuit at the third harmonic are presented:
(2.49) ZF,2f0 = 0
(2.50) ZF,3f0 =∞
Due to the presence of a third harmonic component in antiphase with the fundamental, class-AB
biasing is preferred in the realisation of class-F PAs [33].
In practice, a reduction in the gain is present in class-F due to the amplifier operating at a
level of compression to generate additional harmonic content and reach higher efficiency. Class-
F−1 presents waveforms which are the dual of the class-F mode, with the current presenting odd
order harmonics and the voltage presenting even order harmonics only. The class-F−1 current
and voltage waveforms assumed in this thesis are:
(2.51) iDS,F−1(α)= IDS − Ids,f0 cos(α)+ Ids,2f0 cos(2α)+ Ids,3f0 cos(3α)
(2.52) vDS,F−1(α)=VDS +Vds,f0 cos(α)+Vds,2f0 cos(2α)
where IDS = 0.37, Ids,f0 = 0.43, Ids,2f0 = 0, Ids,3f0 = 0.06 and Vds,f0 = 2VDSp2 , Vds,2f0 =
VDS
2 . The funda-
mental impedance takes a smaller value than the class-B load to support a larger fundamental




(2.54) YF−1,2f0 = 0
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(2.55) YF−1,3f0 =∞
where GL = 1RL . As in the class-F case, an arbitrary number of resonators can be used to control
the harmonics and the PUF is a function of the shape and number of harmonics considered in
the voltage and current waveforms.
Other hybrid switching modes of operation have been proposed in the literature such as -E/F
and -EF which attempt to achieve -F and -F−1 waveform shapes starting from a strong switching
model, to combine the advantages of -E, -F and -F−1 modes [46, 56] and will be later discussed.
2.3.3 Harmonically Tuned and Continuous Mode Power Amplifiers
Aside from class-E mode, all other modes presented so far assumed for optimal operation a
purely real fundamental load impedance with either a short or an open at the second and
third harmonic impedance terminations at the current generator (or switch) plane of the device.
When the harmonic impedance terminations are either short or open, adding a reactance to the
fundamental load will cause a reduction in efficiency and output power from the optimal case
[33].
In [57] a family of waveforms was defined where all waveforms present the same efficiency
and output power characteristics. Some of these waveforms result in a fundamental and harmonic
reactive loading at the current generator plane. The conventional resistive fundamental and
harmonic short was shown to be only one possible solution, within a wider design space [57].
The reactive harmonic terminations can "compensate" for the reactance in the fundamental load
impedance. The new family of waveforms is found starting from the definition of vDS and iDS as





(2.57) iDS(α)= IDC +
N∑
n=1
Inr cos(nα)+ Inq sin(nα)
Focusing on vDS(α), it is necessary to find an expression which for at least one value of α=αgrazing
respects the zero grazing conditions:
(2.58) vDS(αgrazing)≥ 0, v′DS(αgrazing)= 0
Cripps has shown that for a given number of harmonics n, the expression:
(2.59) vDS(α)= (1−υcos(α))(1−δsin(nα)) −1≤ δ≤ 1,0≤ υ≤ 1
normalised to VDS, satisfies the conditions in (2.58) [57]. δ is a design space parameter which
determines the amplitude of the quadrature components of vDS while υ is an under-utilisation
37




























































FIGURE 2.19. Continuous class-B/J mode of operation impedance design space (a) and
waveforms (b).
factor determining the amplitude of its in-phase component. With n = 1 and υ= 1 the class-B/J
waveform family is found:
(2.60) vDS,B/J(α)= (1−cos(α))(1−δsin(α))
The class-J waveform results from (2.60) when δ= 1:




When δ = −1 and δ = 0 in (2.60) modes -J∗ and -B are obtained respectively. The expressions
for the fundamental and harmonic components of the voltages and currents can be written
equivalently as:
(2.62) Vds,fo =V1r cos(α)+ jV1q sin(α)
or:
(2.63) Vds,fo,Complex =V1r − jV1q
From the -B/J voltage waveform in (2.60) making the assumption of a halfwave rectified current




If a class-B half-wave harmonic current is assumed, the -B/J impedance design space is found:
(2.65) ZB/J,f0 = RL + jRLδ
38





















































J* (  = -1) B (  = 0) J (  = 1)
FIGURE 2.20. Fundamental and second harmonic in-phase and quadrature components
of continuous class-B/J voltage waveform from (2.68) for a sweep of γQ, γR = 0 and
different values of design space (δ= [1;0;−1]).
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J* (  = -1)
B (  = 0)





FIGURE 2.21. Time domain voltage waveforms from (2.68) for a sweep of γQ, γR = 0 and
different values of design space (δ= [1;0;−1]).




Substituting for Ids,fo and Ids,2fo the expressions previously presented in (2.19) and (2.23) for
39





















































J* (  = -1) B (  = 0) J (  = 1)
FIGURE 2.22. Fundamental and second harmonic in-phase and quadrature components
of continuous class-B/J voltage waveform from (2.68) for a sweep of γR, γQ = 0 and
different values of design space (δ= [1;0;−1]).













 2 VDS 
VDS 
J* (  = -1)
B (  = 0)
J (  = 1)
Increasing 
R
FIGURE 2.23. Time domain voltage waveform from (2.68) for a sweep of γR, γQ = 0 and
different values of design space (δ= [1;0;−1]).
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J (  = 1)
FIGURE 2.24. Fundamental and second harmonic in-phase and quadrature components
of continuous class-B/J voltage waveform from (2.68) for a sweep of γR, γR =−γQ
and δ= 1.
the drain current as a function of conduction angle, different families of waveforms or continuous
modes operating in -AB [57] or -C [58] biasing can also be derived.
In Figure 2.19 the -B/J waveforms are presented and the resulting impedances plotted. It
should be observed that (2.58) poses no limitation on the voltage peak which as in the class-
E mode, swings higher than 2VDS. The voltage waveforms investigated so far only presented
quadrature-phase second harmonic components and a unity value for the in-phase fundamental
component (υ). This led to purely reactive second harmonic terminations and a single value for
R{ZB/J,f0} = RL. If the underutilisation parameter υ is not set to 0 but left as a free variable,
new solutions can be found. An equivalent expression to (2.59) was proposed in [59] to elegantly
address the non-unity of the in-phase fundamental voltage component:
(2.67) vDS(α)= (1−cos(α+γR))(1−δsin(α+γQ)) −1≤ δ≤ 1,0≤ γR,γQ ≤ 2π
The in-phase and quadrature fundamental and harmonic components of (2.67) can be determined
as a function of δ, γR and γQ [59]:
(2.68) V1r =
δsin(γQ)−cos(γR)
1− δ2 sin(γQ −γR)
V1q =
δcos(γQ)+sin(γR)
1− δ2 sin(γQ −γR)
(2.69) V2r =
−δ2 sin(γQ +γR)
1− δ2 sin(γQ −γR)
V2q =
−δ2 cos(γQ +γR)
1− δ2 sin(γQ −γR)
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FIGURE 2.25. Time domain voltage waveform (a) and resulting impedances (b) from
(2.68) for a sweep of γR, γQ =−γR and δ= 1.
(2.70) V1r = 0 V3q = 0
with the efficiency determined by:
(2.71) η= V1r ∗ I1r
2
As I1r is fixed η is proportional to the amplitude of the fundamental in-phase voltage component.
The new formulation shows that if some performance is sacrificed it is possible to have a resistive
second harmonic termination inside the edge of the Smithchart whilst still meeting the zero
grazing condition. Conversely, for higher values of fundamental loads, the zero grazing condition
can be achieved with second harmonic terminations outside the edge of the Smithchart (harmonic
42
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injection). This finding led to the development of the clipping contours as a tool for wide-band PA
design [59].
From Figures 2.20 to 2.25 the time-domain voltage waveforms, their fundamental and har-
monic in-phase and quadrature components are plotted for three special cases from (2.67):
• Case I for γR = 0, with δ= [1;0;−1] and a sweep of γQ
• Case II for γQ = 0, with δ= [1;0;−1] and a sweep of γR
• Case III for γQ =−γR, with δ= 1 and a sweep of γQ
The waveforms in Figures 2.21 and 2.23 demonstrate the broader zero grazing -B/J continuum,
which supports sub-optimal waveforms and waveforms with a V1r > 1.
Assuming a halfwave rectified current biased in class-B for each of the waveforms the
corresponding intrinsic impedances can be calculated. Of special interest is the case where
γQ =−γR which results from setting (2.69) to zero.
A range of purely reactive second hamonic impedances can support a drain efficiency greater
than 90% of its optimal value (class-J). These additional degrees of fredom are extremely useful in
the design of broadband, high-efficiency power amplifiers [59] and open up interesting possibilities
for waveform shaping through harmonic injection.
The continuous modes have also been expanded to class-F and -F−1 modes. Multiplying















IDS − Ids,f0 cos(α)+ Ids,2f0 cos(2α)+ Ids,3f0 cos(3α)
)
× (1−ξsinα)













and the admittances for continuous class-F−1:
(2.77) YCont.F−1,f0 =GL
p

































































































































FIGURE 2.27. Continuous -F−1 mode of operation impedance design space (a) and
waveform (b).
(2.78) YCont.F−1,2f0 =− j2GL(Ids,f0 + Ids,3f0)ξ
(2.79) YCont.F−1,3f0 =∞
For the continuous class-F−1 the design space variable is changed to ξ for coherence to its
introduction in the literature [60].
For continuous class-B/J, -F and -F−1 modes, all waveforms within the continuum, have
theoretically the same efficiency, ouptput power and linearity characteristics as the original
modes which they were derived from (-B, -F and -F−1). It should be noted that for the continuous
-B/J and -F the voltage waveform varies with the design space, while for the -F−1 is the current
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Continuous Class-E Design Space
Figure 2.29: Continuous class-E impedance design space.
waveform varying. For this reason, these modes are sometimes referred to as continuous -BV,
-FV and continuous -F−1I. The impedances and waveforms for the continuous class-F mode and
continuous -F−1 mode are shown in Figures 2.26 and 2.27. Other modes have been derived based
on these principles and exist in the literature, however, are out of the scope of this thesis.
Following Raab’s analysis on the transitioning between modes -F, -E and -F−1 in PAs defined
by second and third harmonics only [53], Ozen in [61] has shown analytically that a continuity
in these waveform solutions can be found, and that for an arbitrary second harmonic switch
impedance (ZS2f0), the ZVS and ZVDS class-E conditions can be satisfied. This can be considered
as the switch-mode PA equivalent as the theory of the continuous transconductance PA modes
of operation. With respect to the class-E configuaration previously analysed, the generalised
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where φ1 is the phase angle of the fundamental component of the current waveform. From (2.80)
and (2.81) the expressions for the fundamental and harmonic switch impedances were derived as
















and x1 and x2 being design parameters functions of φ1 which can be found in [61]. In this case as
opposed to the other modes presented, each mode in the continuum has different power and PUF
capabilities.
Figures 2.28 and 2.29 show the waveforms and resulting fundamental and harmonic impedance
design space highlighting values of φ1 of 43.3◦,57.5◦ and 78◦ corresponding to class-E/F2 class-E
and class-E/F modes [61].
2.4 Practical Power Amplifier Design
In the previous section, the conventional and modern theories for the PA modes of operation have
been covered. These explain how the transistor operates by analysing the current and voltage
waveforms at its intrinsic virtual drain. This ideal plane of analysis embedded behind the CDS
and package parasitics is not accessible for the designer. As it was shown in Section 2.2.5, a
number of intrinsic linear and nonlinear parasitics and linear extrinsic parasitics are an issue
which complicates significantly the job of the designer. In this section, an outline is given of
practical design examples and methodologies.
46






































FIGURE 2.30. Block diagram identifying the main steps to consider for a PA designed
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Figure 2.31: Block diagram of the main sub-circuit blocks of a single-ended power amplifier.
2.4.1 Design Considerations
Figure 2.30 outlines the main steps to consider when designing an RF PA [62]. As previously
discussed there are many inter-related and conflicting requirements in the design of RF PAs. As
for many engineering design challenges, the first step is to set adequate specifications. Starting
from the specifications, the first choice that the designer will be faced with is the device technology
and fabrication technique to utilise. The next step is the choice of the circuit topology and the
design method. Finally, the appropriate modelling techniques for the passive and active devices
have to be evaluated as well as the tools used to simulate the circuit electrical and electromagnetic
performance. As this thesis is mainly concerned in improvements to the design of RF circuits,
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the basic sub-circuit blocks of a single-ended PA are presented in Figure 2.31:
1. Input Matching Network
2. Input Biasing Network
3. Stabilisation Network
4. Output Matching Network
5. Output Biasing Network
This schematic differentiation is somewhat artificial as most of the design of these circuits
is inter-related, but it is used in this case to explain the different functions that the circuits
surrounding the active device should provide.
The first step is the stabilisation of the active device needed to avoid oscillations, potentially
catastrophic at high power levels. Ensuring transistor stability is a crucial first step in the design
process. A practical way to achieve this is by meeting the k > 1 requirement for unconditional
stability over a range of different gate and drain bias conditions, over the frequency range where
the device exhibits gain [33]. The Rollet factor k is a stability parameter derived for linear
two-port networks given passive load conditions [44].
The input and output matching networks can then be designed to provide the required
matching at the fundamental and harmonic frequencies. Additionally, the design of the biasing
network, including baseband terminations is an important factor to avoid leakage of power
or bias modulation [33]. The choice of the impedances to synthesise and the passive network
topologies are additional degrees of freedom. In the next section, a common approach to establish
the required impedances the input and output matching networks should provide to the package
of the device is discussed.
2.4.2 Load-Pull Characterisation
A very practical design approach, widely used in industry and academia to find the impedances
that maximise the performance of RF and microwave power devices, is that of load-pull and
source-pull [63].
Due to the nonlinear nature of the parasitics and limitations in real devices, s-parameters
models are not sufficient for the design of high power amplifiers. Load-pull consists of experi-
mentally characterising a device operating in its intended conditions (gate bias, drain supply,
input signal) placing it into a load-pull fixture where different impedance terminations are
presented to the device. The impedances can be synthesised using a passive tuner or using active
injection techniques [63]. As the power of the devices under test increases so does the challenge to
provide very high values of Γ to the PAs, requiring pre-matching of the device to a more practical
impedance.
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Figure 2.32: Photograph of a manufactured single-ended narrowband high-efficiency PA.
For each impedance presented to the device, performance is measured in terms of a metric
of interest such as efficiency, output power, gain, intermodulation distortion. The results are
usually displayed as contours on the Smithchart and referred to as load-pull contours. When
the impedances swept are at the input of the device, the procedure is called source-pull. This
procedure can be carried out at multiple frequencies (fundamental, 2nd and 3rd harmonic),
iterating between -load and -source to account for the internal feedback of the device.
A load-pull characterisation is costly and time-consuming, requiring attention to thermal and
stability considerations, but it does assure a good level of performance. In recent years attention
has been paid to use load-pull characterisation to gain a deeper understanding of the RF voltage
and current waveforms as well. As device manufacturers are starting to provide more and more
accurate models, another trend is that load-pull characterisation approaches are shifting from
the physical into virtual laboratories [64].
2.4.3 High-Efficiency 2 GHz Design Example
In this section a 2 GHz narrowband power amplifier designed to maximise efficiency at peak
power is presented. The device chosen is a 10 Watt Wolfspeed GaN HEMT. The PA centre
frequency was chosen around 2 GHz as representative of the operating bands in cellular and
wireless local area networks (WLAN).
The design process involved various stages: biasing and stability analysis, identification of
ideal impedances to present at the package plane of the device, synthesis of these impedances
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Figure 2.33: Measurements and simulations of the manufactured single-ended high-efficiency
PA.
using known matching network topologies and layout tuning. The PA was biased in a deep class-
AB mode with 140mA quiescent current to ensure high third harmonic content was present. Next,
stability was addressed. The aim of the stabilisation network is to ensure unconditional stability
from DC upt to 10 GHz. A shunt capacitor-resistor configuration in combination with a series
resistor on the input gate bias were considered. The series resonator is used to limit the gain of
the PA at low frequencies. The values of the resistor and capacitor were found performing a multi-
bias k-factor simulation over the frequency range of interest. Optimal impedances maximising
PAE were determined using simulated load-pull. Harmonic tuners are used within Microwave
Office design suite at fundamental, second and third harmonic impedances at both input and
output. This procedure resulted in simulated CW PAE of over 85% at the saturated output power
using ideal tuners. The matching networks are successively implemented to provide the optimum
impedance termination at the fundamental and harmonic frequencies of interest.
A λ4 stub terminated into a short circuit, presenting an open circuit at fundamental and a
short at second harmonic, was used to apply the supply and gate bias at the input and output. A
λ
12 open-circuited stub was used to control the third harmonic. The fundamental was matched
with a shunt capacitor. To add realism to the simulations, Duroid 5880 substrate was imported
into the AWR simulation environment with dielectric εr= 2.2 and tanδ = 0.0004. The substrate
choice was determined by the low losses and good and repeatable performance at high frequencies
of the material. Because a perfect synthesis of the matching input and output networks was not
possible, a performance degradation was seen in EM simulation, with a peak drain efficiency of
75% at 2 GHz. The board was fabricated using a mechanical milling machine and a photograph
of the manufactured PA is shown in Figure 2.32. Measurements, compared to simulations in
Figure 2.33 have shown a frequency shift of around 30 MHz and slight performance degradation
with peak drain efficiency of 72% measured in CW with 40dBm fundamental output power. The
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FIGURE 2.34. Photograph of manufactured linear single-ended PA awarded first place
at 2016 IMS High Efficiency Power Amplifier Student Design Competition from
[16].
measurements in Figure 2.33 also demonstrated the impact of post-fabrication tuning of the
output capacitor. This section has briefly described an example of the design of a high-efficiency
narrowband GaN HEMT PA optimised for peak efficiency at saturation.
2.4.4 Linear 3 GHz Design Example
Other single-ended designs have been carried out throughout this PhD project optimised for
different specifications. In particular, the single-ended RF power amplifier (PA) can also pro-
vide good linearity with an appropriate choice of harmonic terminations and bias. This was
demonstrated in a single-ended PA using class-AB sweet spots, and an optimised third harmonic
termination, which won first place at the 2016 IEEE Microwave Theory and Techniques Society
(MTT-S) International Microwave Symposium high-efficiency PA student design competition,
sponsored by Technical Committee MTT-5.
The main challenge of the competition was to maximise the overall PAE while amplifying a
time-varying envelope signal, without compromising the linearity performance. The competition
required the winning design to achieve the highest PAE as measured for a two-tone input signal
while the carrier-to-intermodulation ratio does not exceed 30 dBc [i.e., the measured third order
intermodulation distortion (IMD3) level is lower than - 30 dBc]. A figure of merit (FOM) was
calculated from this measurement according to
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where the PAE is weighted by the operating frequency f0 in GHz to compensate for the greater
technical challenge in the higher-frequency design. The minimum saturated power and gain
requirements are 36 dBm and 12 dB respectively. A PA design, operating at 3 GHz and using a
packaged GaN HEMT was entered into the competition. The prototype PA, achieved a maximum
Continuous Wave (CW) output power of 36.2 dBm and a two-tone PAE of 44% at -30 dBc IMD3,
while delivering 34.04 dBm of output power.
A photograph of the manufactured PA is shown in Figure 2.34. The description of the full
design flow that was followed, from the analysis of the requirements and initial concepts to
the simulation, fabrication, and measurement of the built prototype is outside of the scope of
this thesis however it can be found in the IEEE Microwaves Magazine article [16] included in
Appendix A.
2.5 Broadband and Multi-band Power Amplifiers
A critical research area in the field of RF and microwave engineering has historically been the
design of wide-band and multi-band PAs for radar and wireless communication applications.
In recent years the bandwidth of wireless communication signals has dramatically increased,
reaching up to 100 MHz for LTE-A and is predicted to increase further in future standards such
as 5G. Because of the scarcity of the spectrum available in sub-6 GHz bands, non-contiguous
channels can be used in LTE-A systems with carrier aggregation techniques. These features
combined with the attractive prospect of reducing the size and cost of RF front-ends justifies the
interest in developing PAs which can cover a wide-bandwidth or multiple widely spaced bands. A




where BW is the bandwidth determined as the band within which, given output power, gain or
efficiency variation metrics (∆PL,f0 ,∆η ∆G) are respected.
The challenge in wide-band PA design is to simultaneously match multiple frequencies (the
fundamental and harmonics) incorporating the device output parasitics over the band. The
development of GaN technology and the presence of accurate models for the parasitics of the
devices has greatly simplified the design process. In addition, the development of continuous
mode PA theory has enhanced the understanding of PA operation and provided new powerful tools
to designers. Class-J [65, 66], continuous-F [67, 68], -F−1 [69] and -E [70] GaN HEMT based PAs
have been pushing the boundaries, presenting bandwidths exceeding an octave. Wide-band and
multi-band PA design is generally based on a combination of filter and optimisation techniques
[59, 65].
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Figure 2.35: Simplified schematic of the multi-band PA highlighting the main building blocks (a).
Theoretical and optimised fundamental and harmonic impedances at the package plane for the
input and output matching networks of the multi-band PA (b).
2.5.1 Multi-Band Design Example
An example of an optimisation based design technique, exploiting the class-B/J, also referred to
as class-BV, continuous mode was presented in [18], where a tri-band PA was demonstrated at
centre frequencies of 0.8, 1.8 and 2.4 GHz. With respect to Figure 2.35(a), the method relies upon
having an accurate estimate of the Cds and package parasitics of the device utilised in order to
transform the frequency invariant -B/J impedances from the current generator to the package
plane. The optimisation strategy consisted of three steps:
• Define the wanted impedances at the input and output for all frequency bands.
• Select input and output matching network topologies.
• Carry out the optimisation of the matching networks against the target identified.
The first step in the method consisted of using (2.65) and (2.66) to generate the intrinsic class-B/J
mode of operation optimal impedances for fundamental and second harmonic terminations. These
impedances are fixed and frequency independent and can be transformed to the package plane
of the device at the frequencies of interest. A general matching topology is used combining two
distributed L-sections with an open stub and a short stub also used to bias the PA. The matching
network can be made of multiple cascaded stubs.
Higher complexity of the matching network would provide higher flexibility in the design but
also present higher losses as well as being harder to tune and optimise for full-wave simulations,
due to the more complex frequency response. For this reason, two stubs have been used for this
design example as the best compromise between complexity and performance.
Once a matching network topology is selected, an optimiser was used to minimise the vec-
torial difference between the wanted impedances at the package plane and the combined input
impedance of the matching networks, exploiting the class-B/J design space. Fundamental and
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Figure 1: Photograph of the fabricated power amplifier.
1
(b)
FIGURE 2.36. Schematic (a) and photograph (b) of the fabricated triple band amplifier.
second harmonic impedances are optimised for the output while only fundamental impedances
are optimised at the input. A Matlab genetic algorithm (GA) was used for the ability to avoid,
unlike gradient based optimisers, local minimums. However other types of optimisers could have
been used.
Figure 2.35(b) shows a comparison between the theoretical impedances (targets) and the
optimised impedances at f0 and 2 f0, demonstrating close fit. Figure 2.36 shows a schematic and
photograph of the manufactured PA designed with the optimisation method. More extensive
details of the optimisation method are outside of the scope of this thesis but can be found in [71].
A comparison between the harmonic balance simulations and measurements carried out on
the PA where close agreement can be observed are shown in Figure 2.37. For the lower band, the
PA provided a maximum PAE of 70% and an output power of 40 dBm with a flat gain of 12 dB.
For the middle and high bands, the maximum PAE is 60% and 58%, respectively. The output
powers for these bands are 41 dBm and 40 dBm, respectively, and the gains are 12 dB and 11 dB.
The frequency spacing between the lower and higher band is 1.6 GHz.
The procedure is intuitive and fast, demonstrating how the continuous modes of operation
theory can be exploited to design multi-band PAs.
2.6 Limitations of the Single-Ended RF PA
Single-ended PA designs have steadily improved over the last decade thanks to the advances in
material technologies and enhanced understanding of the intrinsic PA operation. High levels of
efficiency can be reached over wide bandwidths or multiple bands at a single output power level.
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Figure 2.37: Simulated and measured PAE, power, gain and output power across the three
























FIGURE 2.38. Load-lines (a) and waveforms (b) for conventional class-B amplifier for
β= 1 and β= 0.5 equivalent to 0 and 6 dB OPBO.
However, an intrinsic limitation of the technique is operating at high levels of efficiency over a
wide output power dynamic range. The drain efficiency of a single-ended class-B amplifier from






In a class-B PA, both |Ids,f0 | and IDS are proportional to the drive level β so:
Ids,f0 ∼β, IDS ∼β⇒ η∼β.
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This can be understood by observing the load-lines and waveforms for a class-B PA operating
at peak power and in a back-off condition (6 dB) in Figures 2.38(a) and 2.38(b). At high power the
load-line operates at a full voltage and current swing resulting in maximum efficiency. As drive
level is decreased, voltage swings decreases as well and so does output power. At this point, as
the supply of the PA remains constant, the PA operates with a DC voltage supply which is higher
than required, causing a lower DC to RF power conversion efficiency.
This limitation of the single-ended PA is significant for high data-rates wireless applications
which employ multi-carrier signals or high-order QAM constellations having average powers an
order of magnitude smaller than their peaks. Different techniques have been researched through
the years to meet this challenge and will be the subject of the next chapter.
2.7 Summary
In this chapter the fundamentals of the single-ended PA technique were covered. In Section 2.1 an
overview of the main transistor technologies is presented, evidencing the impact and advantages
of GaN technology. The models utilised for the description of FET HEMT were presented in 2.2.
The fundamental differences and assumptions of the current source and switch-mode transistor
models are presented, highlighting the limitations of both. Emphasis is placed on GaN CAD
large-signal models and the main parasitics of HEMT transistors. The conventional theory of
reduced conduction angle modes and switch-mode PAs is integrated with the recent developments
in waveform analysis and continuous modes of operation in Section 2.3. In Section 2.4 and 2.5
the design methods and examples are provided for high efficiency, linear and multi-band power
amplifiers. Finally in Section 2.6, the limitations of the RF PA are outlined highlighting the
need for more complex architectures. Overall this chapter lays the theoretical foundations for an










ENERGY EFFICIENCY ENHANCEMENT TECHNIQUES
The main objective of energy efficiency enhancement architectures is to boost the efficiency of
single-ended PAs over a wide output power back-off range. This is achieved through the manip-
ulation of the amplifier’s load-line to ensure that full voltage swing occurs over a wide output
power dynamic range. This is particularly important for high data-rate wireless communication
systems which employ OFDM schemes, resulting in signals with a high PAPR. As the PAPR of
modern wireless signals can sometimes exceed 12 dB, the performance of efficiency enhancement
architectures is now being pushed to their fundamental limits. However, efficient generation of
power over a wide output power dynamic range is not the only requirement for these architectures.
As it was the case for the single-ended PA, research areas include operation over a wide RF
bandwidth (or multiple widely spaced bands), linearisability, simultaneous linear and efficient
operation, operation with modulated signals characterised by large baseband bandwidth, high
integrability solutions, all while maintaining cost, size and complexity to an acceptable level
[72–74].
In this chapter, a review of the main efficiency enhancement architectures is provided. A
more in-depth literature review is presented for load-modulated architectures, and in particular
to outphasing, which will be the focus of the rest of the thesis. This chapter is structured by
dividing the efficiency enhancement architectures into two big families based on their principles
of operation: Dynamic Load Modulation (DLM) and Dynamic Supply Modulation (DSM). Firstly,
an overview is given on DLM techniques, presenting Doherty, outphasing, varactor-based DLM
and Load Modulated Balanced Amplifier (LMBA) architectures. In the second part of the chapter,
two main DSM techniques are described: Envelope Elimination and Restoration (EER) and
Envelope Tracking (ET).
Each technique presented is first explained by their basic principle of operation, reporting the
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FIGURE 3.1. Active current injection DLM architecture (a) and varactor-based load
modulation architecture (b) simplified block diagrams. Peak power and backed off
load-lines of a PA operating in a generic DLM architecture (c).
main advances and research areas in the field as well as their state-of-the-art performance. After
introducing the main linearisation techniques utilised for power amplifier systems, the limitations,
challenges and the latest trends for efficiency enhancement architectures are discussed.
3.1 Dynamic Load Modulation
In this thesis a non-standard convention is used in the classification of load-modulated archi-
tectures following the one in [36]. Often in the literature, the term DLM is used to describe a
technique which in this thesis will be referred to as varactor-based DLM. In this thesis the term
DLM is used by its literal meaning, as an umbrella term to describe all architectures which are
based on the principle of dynamic load modulation.
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In DLM, the underlying concept is to maintain full voltage swing at the output of the PA by
modulating the PA’s load impedance, as the envelope of the input signal varies, changing the
slope of the load-line of the amplifier. Two different types of architectures have been investigated
for this purpose Active Load Modulation (ALM) and varactor based DLM techniques, respectively
shown in Figures 3.1(a) and 3.1(b). In Figure 3.1(c), the high-power and low power load-lines of
an amplifier operating within a load modulated system are shown, highlighting how the amplifier
is maintaining full voltage swing at both power levels.
The basic principles of the most common ALM techniques in use today were discovered over
80 years ago by two engineers, Henry Chireix and William H. Doherty, attempting to improve
the energy efficiency of Amplitude Modulation (AM) kilowatts level broadcast radio transmitters.
These techniques named after their inventors show different ways two PAs can be coupled
together at their outputs to effectively modulate their load impedance and improve the efficiency
over a given OPBO. AM transmitters were replaced over the years in new applications by constant
envelope Frequency Modulation (FM) and Gaussian Minimum Shift Keying (GMSK) schemes
and the interest in these techniques faded off.
In the last three decades, a surge of interest in these techniques can surely be related to
the development of 3G, 4G and future 5G wireless communication systems, which employ more
spectrally efficient envelope modulated waveforms, but also to a society’s increased sensitivity
towards reducing human carbon footprint, leading to an effort to make wireless communication
environmentally sustainable.
3.1.1 Doherty Power Amplifier
To this day the Doherty PA (DPA) approach is one of the most effective solutions to amplify
amplitude modulated signals. The principle of operation of the DPA consists of utilising an
additional auxiliary transistor, in parallel with a main transistor 1, injecting current into a
non-isolating combiner. From their interaction, the load impedance seen by both the main and
the auxiliary transistors is modulated over a range of output powers levels.
The auxiliary amplifier is kept off until a predefined input drive level (βbo), when the input
signal exceeds that level, the auxiliary transistor turns on and starts conducting, modulating
the main’s load impedance. The auxiliary transistor is only on to amplify the peaks of the signal.
This results in the DPA having an efficiency peak at γ dB from maximum power when only the
main PA is operating, and at maximum power when both main and auxiliary PAs operate at
saturation.
3.1.1.1 Historical Perspective
The DPA was invented in 1936 and, as it is oftent the case, a patent was not granted in the US
until 1940. This technology was widely implemented in Western Electric, Continental, Marconi
1The main and auxiliary transistors have also been referred to in the art as carrier and peaking transistors.
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FIGURE 3.2. Simplified block diagram of DPA.
and RCA vacuum tube transmitters, deployed from the mid-30s to the late-70s across the United
States, Europe and the United Kingdom [73]. In more recent times the DPA was successfully
implemented in digital radio and TV broadcast transmitters, cellular infrastructure transmitters
and even in handsets [73]. Device manufacturers such as Ampleon, Freescale and NXP have
shown over the years multi-kilowatt demonstrators based on LDMOS technology. DVB-T trans-
mitter suppliers such as Toshiba, and Rohde and Schwarz have already implemented LDMOS
based Doherty PAs in their high power VHF and UHF transmitters. Even for medium- and low-
power cellular infrastructure the LDMOS DPAs have been present in the market in Nokia and
Ericsson W-CDMA and LTE base-stations. Thanks to its significantly improved performance com-
pared to the class-AB PA, the DPA has become the de-facto standard in medium- and high-power
transmitters for modern digital wireless communication systems.
For this reason in recent years there has been significant amount of research dedicated to the
DPA, and in particular some trends can be identified [73]:
• Extend the DPA efficiency range [9, 75–78]
• Operate the DPA over a wide RF band or multiple widely spaced bands [79–88]
• Simultaneous efficient and linear operation [89–91]
• Reconfigurable operation over a wide dynamic range of output power levels [92, 93]
In the next section the basic operating principle of the conventional symmetric and asymmetric
DPA is explained and some of the research topics, such as the generalisation of the Doherty
operation with the black box approach are discussed in more detail.
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3.1.1.2 Symmetrical and Asymmetrical DPAs
A basic DPA configuration is shown in Figure 3.2 where biasing and harmonic terminations
are omitted for simplicity. As shown in the figure, one of the simplest ways to control the turn
on of the auxiliary transistor is through its biasing, with a passive Wilkinson splitter at the
input. iM and iA are the main and auxiliary amplifier time-domain current waveforms which
are made up of the fundamental components, Im,f0 and Ia,f0 , and the DC components IM and IA.
The conventional relationship between fundamental current components of the main and the
auxiliary transistors at saturation (β= 1) is given by [36]:
(3.1)
∣∣∣Ia,f0 |β=1∣∣∣= ( 1βbo −1
)∣∣∣Im,f0 |β=1∣∣∣
(3.2) ∠Ia,f0 /Im,f0 =−90
◦
Given a certain γ, the component values can be calculated:
(3.3) Zc = RL
(3.4) RLoad =βboRL
And the power relationships between the power delivered at the load at peak power and back-off
can be written:
(3.5) PL,f0 |β=1 = γPL,f0 |β=βbo
if we substitute the power delivered to the load with the powers delivered by the main (Pm,f0)
and the auxiliary (Pa,f0) amplifiers, (3.5) can be simplified to:
(3.6) Pm,f0 |β=1 +Pa,f0 |β=1 = γPm,f0 |β=βbo
with γ related to βbo
(3.7) γ= 1
β2bo
For simplicity, the currents of the main and auxiliary transistors are defined as piece-wise linear
with the main current fundamental and DC components given by (2.23) and (2.22) while the
auxiliary current is approximated as piecewise linear:
(3.8) IA =
0 forβ<βboIA|β=1 = β−βbo1−βbo for β≥βbo
(3.9) Ia,f0 =
0 forβ<βboIa,f0 |β=1 = β−βbo1−βbo for β≥βbo
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FIGURE 3.3. Fundamental components of current and voltage waveforms of main and
auxiliary transistors of symmetrical DPA (a)-(b), asymmetrical DPA for 10 dB
OPBO (c)-(d) and asymmetrical DPA for 14 dB OPBO (e)-(f).
to simplify its visualisation, without affecting any conclusion. The theoretical current profiles of
the conventional DPA are shown in Figures 3.3(a) and 3.3(b) while in Figure 3.4 its efficiency,
power and gain transfer characteristics as well as the load modulation trajectories are presented.
As it was previously discussed, increasing further the back-off operating range is an important
considering for the modern DPA. For the DPA, the back-off range can be extended by increasing
the amplitude of the output current injected by the auxiliary amplifier, increasing the modulating
range [9, 75]. This in turn is usually achieved by increasing the size of the auxiliary transistor.
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FIGURE 3.4. Drain efficiency (a), gain (b), output power transfer characteristics (c)
and load modulation (d)-(e) of main transistor, auxiliary transistor and overall
symmetrical DPA.
This technique is also referred to as asymmetrical 2 DPA because of the asymmetry in the size of
2In this thesis the definition of symmetrical and asymmetrical DPAs follows [36] and is based on the main and
auxiliary output current profiles. In a symmetrical DPA, at peak power or for β= 1, the magnitude of the currents of
the main and peaking amplifiers is equal while in an asymmetrical DPA they differ.
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FIGURE 3.5. Drain efficiency (a), gain (b), output power transfer characteristics (c)
and load modulation (d)-(e) of main transistor, auxiliary transistor and overall
asymmetrical DPA optimised for 10 dB OPBO.
the main and auxiliary transistors.
The magnitudes of the fundamental components of the current and voltage waveforms for an
increased back-off range corresponding to γ equal to 10 and 14 dB are displayed in Figures 3.3(c)
to 3.3(f), their performance in Figures 3.5 and 3.6 while the required current ratio as a function
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FIGURE 3.6. Drain efficiency (a), gain (b), output power transfer characteristics (c)
and load modulation (d)-(e) of main transistor, auxiliary transistor and overall
asymmetrical DPA optimised for 14 dB OPBO.
of γ in Figure 3.7.
Having asymmetrical devices presents the shortcoming of a lower gain due to the increased
impact of the larger class-C biased auxiliary transistor and of a greater dip in efficiency at
intermediate power levels, between γ dB and saturation. Another practical limitation in using
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Figure 3.7: Conventional DPA current ratio as a function of OPBO.
asymmetrical devices is represented by the large asymmetry required for the input signal splitter.
3.1.1.3 DPAs State of The Art
In [78] Özen proposed a generalised analytical black-box approach to the synthesis of the DPA
combiner and for the calculation of the network parameters based on boundary conditions defined
for high-efficiency operation. The block diagram of the black-box DPA is shown in Figure 3.8
where the quarter wave transformer is replaced by a generic lossy two-port network with the
load inside. The relationship between the fundamental components of the main and auxiliary
amplifier currents is made arbitrary [78, 94]:
(3.10)
∣∣∣Ia,f0 |β=1∣∣∣= rc∣∣∣Im,f0 |β=1∣∣
where this time the free variable rc is the current ratio between the main and the auxiliary
currents. The current ratio parameter can be normalised to the conventional DPA current ratio:
(3.11) r̂c = rc1
βbo
−1
to simplify the analysis and the comparison with the conventional DPA current profiles. The
Z-parameters can be defined for two different drive level conditions which represent the back-off















































For a given back-off level and wanted current ratio, the parameters of the black-box are then
calculated. In practice as explained in Chapter 2, for real transistors the impedances from the
load-pull contours are to determine the Z-parameters of the combiner. One of the main advantages
of this approach in practical designs is to be able to incorporate the combiner, offset lines and
impedance matching simultaneously. This can reduce the size, losses and increase the possible
bandwidth of operation of the technique, which is particularly useful at very high frequencies
[95, 96].
By generalising the black box DPA and separating the current ratio from the back-off param-
eter γ, it was shown that it is possible to extend the DPA range beyond 6 dB using equal size
transistors [97]. The arbitrary current ratio for a given gamma opens up a new vast design space
compared to the conventional DPA. Hallberg utilized this new design space to identify new DPA
solutions with improved AM-AM and AM-PM linearity while maintaining high efficiency [89].
Another way to extend the load modulation range of the DPA is the N-Way approach. In this
technique, rather than shifting the back-off efficiency peak, the number of back-off efficiency
peaks is increased and is equal to the number of branches [76, 77, 98]. The additional auxiliary
transistor can be used to extend the bandwidth [98] or the linearity of the DPA [91] as well as the
dynamic range. Drain efficiency greater than 60% at 12 dB OPBO for 20% fractional bandwidth
was demonstrated [91] however the additional auxiliary peak resulted in a reduction in gain and
PAE performance as well as the obvious increase in complexity.
The analog splitter based AB/C DPA represents a very effective low complexity solution,
however improvements in the energy consumption of DACs and DSPs make today PAs with
individual RF input signal control, or dual drive PAs, interesting to consider [76, 99–103].
Dual drive Doherty PAs have demonstrated, thanks to the additional degree of freedom,
great potential to enhance the dynamic range [99], improve the efficiency at intermidiate power
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levels between the efficiency peaks [100], and extend the bandwidth over conventional single
RF-input DPAs reaching 115% fractional bandwidth in [103]. A 3-way DPA with independent
control of the three RF inputs has demonstrated a record high PAE of 64% at 12 dB OPBO [76].
Linearisation of the dual drive DPA has also been considered [104–106] to establish the optimal
signal conditioning to maximise linearity and efficiency simultaneously.
In cellular base-station and handset devices the average transmit power is not fixed, but
depends on a number of factors such as the instantaneous supported data-rate and distance from
the receiver. To address these scenarios it was shown that the output power level of the DPA can
be reconfigured using micro electro mechanical systems (MEMS) switches in the output matching
networks [92] or by modifying the gate and drain bias [93], effectively applying an average power
tracking scheme to the DPA [107].
Another stream of research has been the one involving the improvement of the bandwidth
of operation of the DPA. The device output parasitics and the λ4 impedance inverter were first
identified as the main bandwidth limitation of the technique [73].
In [108] it was proposed to absorbe the output capacitance of the main and auxiliary tran-
sistors into the impedance inverter network, while other approaches are based on general
optimisation procedures as in [79] where the simplified real frequency technique was used.
Another way to improve the bandwidth of the combiner is based on augmenting the network
connected to the auxiliarity transistor such as in [81] where an LC-tank is used and in [80] where
a two-section impedance transformer reached over 35% back-off drain efficiency over 1-2.6 GHz.
A hybrid sequential power amplifier with Doherty-type active load modulation was also
demonstrated to have a significantly improved bandwidth of operation compared to that of a
conventional DPA by increasing the Doherty design space [87, 88, 98, 109, 110]. A 30% fractional
bandwidth of operation at medium power levels (10 W) and over 55% fractional bandwidth (460 -
830 MHz) at high power levels (100 W) was demonstrated using GaN HEMT devices.
Concurrent multiband operation of the DPA is also demonstrated in [86] where a multiband
impedance inverter network theory was first proposed and a quad-band PA demonstrated drain
efficiency larger than 30% at 6 dB in each band (0.96 GHz, 1.5 GHz, 2.14 GHz, 2.65 GHz).
3.1.2 Outphasing
3.1.2.1 Historical Perspective
Outphasing was invented in 1935 as a mean of obtaining efficient high-fidelity amplitude modu-
lation (AM) from vacuum tubes with poor linearity [111]. It was then commercially utilised until
1970s in RCA “Ampliphase” high power radio broadcast transmitters operating in the range of 50
to 150-kW.
The core concept of outphasing consists of translating the original amplitude modulation of
the carrier signals into phase modulation of constant-envelope inputs of multiple branch PAs,
whose outputs are then combined. The non-isolating combiner is designed such that through
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the interaction between the branch PAs, referred to as load modulation or active load-pull, an
amplified replica of the desired signal is reconstructed at the load. The term outphasing derives
from the fact that output power is controlled by varying a relative phase shift, or outphasing
angle (ψ), applied to the input signals fed into each PA branch. When ψ is zero, the PA branches’
output signals add constructively and peak envelope power is delivered to the load. When the
phase difference is non-zero, power is “outphased” until total cancellation occurs and zero power is
delivered at ψ=180◦. In practical systems due to non-idealities of the devices and of the combining
network and to amplitude and phase mismatch in the two branches, total power cancellation does
not occurr only through phase control. Input drive back-off or supply variation are therefore used
to generate the very small power levels. Due to the requirement of two separate phase coherent
RF sources, outphasing is often considered a transmitter architecture rather than an amplifier
technique [33].
The initial invention of Henry Chireix consisted of a combiner implementing shunt reactances
which would limit the outphasing dynamic range but also reduce the reactive loading at large
outphasing angles, consequently boosting the tubes’ efficiency for large OPBO. His invention
was further refined in [112] to include both amplitude and phase variation of the input of the
branch amplifiers. The two modes of operation are referred to as pure-mode outphasing (PMO)
and mixed-mode outphasing (MMO).
Not much interest was reserved in the literature to the technique until in 1974 Cox proposed
Linear Amplification with Nonlinear Components (LINC) [113], where the outphasing principle
was maintained but the non-isolating combiner was replaced by the Wilkinson isolating combiner.
The application was for the linear amplification of single-sideband suppressed carrier wireless
communication signals. The Wilkinson combiner provided an advantage in terms of linearity,
however, had the negative side effect of “dumping” the outphased power in the isolating resistor,
eliminating the load modulation efficiency enhancement mechanism. For the following 30 years,
most of the research effort was placed into the development of an efficient and accurate signal
component separator (SCS) or techniques to re-utilise the outphased power of the LINC approach.
The complexity of the initial analogue SCS requiring mixers, low pass filters and phase control
was improved with other techniques such as combined analogue locked loop universal modulator
(CALLUM) and eventually replaced by digital signal processing (DSP) and field-programmable
gate array (FPGA) implementations.
Early work from Raab in 1985 [10] followed by Stengel in 2000 [114] attempted to analyse the
instantaneous impedances presented to the branch PAs during Chireix outphasing operation and
to predict the efficiency performance of outphasing systems. In these works, the drain efficiency
of outphasing systems was assumed to be proportional to the power factor of the combiner
with branch PAs assumed to be class-B amplifiers. This is an approximation that is followed
throughout the literature until the present day.
The first outphasing Chireix prototypes at GHz frequencies were presented in the literature
69
CHAPTER 3. ENERGY EFFICIENCY ENHANCEMENT TECHNIQUES
between 2004 and 2009 with HEMT devices by Nokia Research Laboratories in [115], with
GaAs in [116] and with LDMOS devices in [117–119]. These works targeted WCDMA medium-
power base stations (10-20 W) and low power WLAN transmitters, demonstrating good efficiency
performance in the back-off.
In the last decade, driven by the advent of long-term evolution (LTE), Digital Video Broad-
casting - Second Generation Terrestrial (DVB-T2) and other modern wireless communications
standards, interest in the outphasing technique and its real potential surged again, both from
academic and industrial research groups.
Two parallel paths of research have been undertaken: one investigating LINC (isolating
combiner) alone, or in combination with other efficiency enhancement techniques, and another
focusing on non-isolating Chireix outphasing, in a quest to fully exploit its active-load modulation
potential.
LINC, thanks to the high isolation between the two amplifier branches was shown to be
inherently more linear than Chireix outphasing, however, linearity came at cost of degraded back-
off efficiency. A technique which was proposed to restore energy efficiency of LINC amplifiers is to
supply each branch PA with multiple discrete DC voltage levels in order to reduce the amount of
outphasing, and hence power dissipation, occurring throughout the output power dynamic range.
The first implementations of multi-level LINC (ML-LINC) were presented between 2007 and
2009 [120–122]. The promising results were followed by more research at Aachen University and
Massachusetts Institute of Technology (MIT). ML-LINC can be implemented as a combination of
LINC and ET where the input power of the PAs is also backed-off in discrete steps or alternatively
the PAs can be heavily saturated and the multiple levels implemented by varying their supply.
Research published between 2011 and 2014 at Aachen University demonstrated various
algorithms for the selection and placemement of the multiple voltage levels, optimised for
linearity, efficiency or a compromise of both, in a ML-LINC architecture using GaN PAs [123–
127]. Static and iterative calibration techniques to address gain and phase imbalance between
the PA paths were presented [128, 129] and the ability to linearly amplify noncontigous LTE
signals was shown [130].
Instead of using identical voltage levels for the amplifier branches creating an equal mag-
nitude vector summation at the combiner, it was suggested in [121] and [131] to use different
voltage levels for each PA branch minimising the outphasing angle, for a given output power level,
and potentially reducing further the amount of power dissipated in the combiner. In asymmetrical
multi-level outphasing (AMO) [131], the supply voltage of each PA branch is not necessarily the
same, thus an asymmetry exists in the magnitude of the two decomposed vectors. The input vector
is split into the two vectors which have the minimum outphasing angle amongst all possible
combinations available. In MIT this technique was demonstrated with LDMOS class-E PAs at 48
MHz [132], at 2.5 GHz using Complementary metal-oxide-semiconductor (CMOS) class-E PAs
and at 2.14 GHz with GaN class-E devices [133, 134].
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At the same time, between 2009 and 2013, Delft University in collaboration with NXP also
investigated using GaN class-E PAs (20-70 Watt) in Chireix outphasing systems, developing a
packaged integrated solution and CMOS drivers to further boost efficiency [135–139].
At MIT another approach was proposed to improve the performance of Chireix combiners,
using a multi-way outphasing combining network based on resistance compression networks
(RCN) [140]. The conceptual innovation that has been introduced in [141] is the use of a multi-
stage RCN and its properties, to design a combiner which would compensate almost entirely for
the reactive modulation introduced by outphasing modulation, maintaining a purely resistive
loading for all branch PAs. Both performance and design complexity of this system exceed that
of a simple Chireix combiner with the obvious drawback of needing at least four PAs for its
implementation. The combiner has been implemented in several ways using resonant inverters
[142], discrete elements [143], microstrip transmission lines sections with radial stubs and hybrid
microstrip with discrete shunt elements [144]. An all transmission line implementation was
shown in references [145, 146].
Circuit analysis of outphasing operation to determine the analytical design equations of
a Chireix series-only transmission-line-based combiner has been shown in [147–149]. This
combining approach can present a broader RF bandwidth compared to the use of a conventional
Chireix with shunt reactances. Early work was conducted by Kouki and Bifarane, from 2004 to
2012, analysing the outphasing Chireix technique, at a circuit level, to improve efficiency and
linearity of the combining process [150–155].
Following on the work of NXP and Delft on class-E outphasing, Ozen developed in 2015 a
methodology to synthesise a lossless combiner based on a black-box approach, incorporating both
combiner and matching network design [156, 157]. This approach leads to a reduction in size and
potentially bandwidth enhancement capabilities of the outphasing amplifier as shown in [156].
A 25 Watt GaN outphasing prototype including CMOS drivers was demonstrated employing
continuous class-E theory in combination with an optimisation strategy to provide the largest
fractional bandwidth reported in the literature for an outhpashing transmitter (33%).
One of the downsides of the outphasing technique is the requirement for multiple baseband
to RF upconverting paths to generate the phase modulation of the branch input signals. This
causes extra complexity, cost and power consumption in the system. A first attempt to generate
an RF-input, RF-output outphasing transmitter was presented in references [158–160]. A simpler
approach is exploited in [161] where symmetry between output combining and input splitting
is exploited to derive an RF splitter capable of converting the input amplitude modulation of
the incoming signal into the required phase modulation, using anti-parallel diode pairs for the
conversion. It was further suggested that the input impedance variation of the PA could be
exploited to generate the required phase shift between the input signal with a self-outphasing PA
[162].
The outphasing technique has also successfully been demonstrated at X-band [163, 164]
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Figure 3.9: Simplified single-ended (a) and differential (b) outphasing block diagrams.
and has been shown in combination with a discrete supply modulator [165, 166] and a power
recycling circuit [167]. Outphasing load trajectories (circles) have also been measured on a 10
GHz outphasing system in real-time operation [168] demonstrating the validity of the analysis in
[10].
One of the ongoing concerns with the Chireix outphasing technique is that of its linearity.
Several works have applied generic digital pre-distortion techniques to outphasing PAs meeting
stringent linearity requirements [156, 157, 169], others approaches successfully applied to the
digital pre-distortion dual drive Doherty PAs could equally be applied [104–106].
3.1.2.2 Vector Summation
In outphasing modulation, an amplitude and phase modulated signal is split into two constant-
envelope phase modulated signals, which are amplified by two separate branches and combined
at the output, where the original amplitude modulation is reconstructed, reconstructing the
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original signal. The outphasing principle of operation follows from the trigonometric identities:
(3.16)
cos(ω0t+ϕ(t)+ψ(t))+cos(ω0t+ϕ(t)−ψ(t))= 2cos(ψ(t))cos(ω0t+ϕ(t)))cos(ω0t+ϕ(t)+ψ(t))−cos(ω0t+ϕ(t)−ψ(t))= 2sin(ψ(t))sin(ω0t+ϕ(t)))
Considering an amplitude and phase modulated signal:
(3.17) Sin(t)= A(t)cos(ω0t+ϕ(t))
The input signal in (3.17) can be decomposed into the constant envelope phase modulated signals:
(3.18) S1(t)= Amax2 cos(ω0t+ϕ(t)+ψ(t))
(3.19) S2(t)= Amax2 cos(ω0t+ϕ(t)−ψ(t))
and the outphasing angle can be derived depending on whether additive or subtractive combining















As can be seen from Figure 3.9 when a common-mode combiner is used, the output signal is the
summation of the two branch PA outputs, otherwise for a differential combiner, the amplified
version of the input signal will be the difference of the two constant envelope components:
(3.21) Sout(t)=
S1(t)+S2(t)=GSin(t) for additive combiningS1(t)−S2(t)=GSin(t) for subtracting combining
The outphasing modulation is not limited to consider two vectors but any even number of constant














Apart from common-mode and differential-mode combining, another broad classification of
outphasing systems is based on the type of combiner utilised.
When isolating combiners are used, the power that each branch PA delivers is constant,
irrespective of the outphasing angle. Power which is not delivered to the load is dissipated in the
isolating resistor. The split between the power delivered to the load and that dissipated in the
isolating resistor is controlled by the outphasing angle.
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Figure 3.10: Outphasing PA with Wilkinson combiner (a) and branchline hybrid coupler (b)
equivalent circuit representation.
On the other side, when non-isolating combiners are implemented, variation of the outphasing
angle causes a modulation in the load seen by each branch. Through this load modulation
mechanism, the output power delivered by each branch PA is controlled.
Although the type of combiner does not indicate how efficiently the power is being generated
by the branch amplifiers in each case, it can be noted that the use of a non-isolating combiner
allows to modulate the power delivered by each branch PA while in the case of a LINC system
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the amount of power generated by the PAs is constant.
3.1.2.3 Isolating Combining: LINC
When isolating combiners such as Wilkinson or hybrid combiners are used in outphasing, the
technique is referred to as LINC. The impedance seen by each PA remains near constant
throughout the outphasing range. As input power is also fixed, each branch PA delivers to the
combiner the same amount of RF power and draws the same amount of DC current from the
supply throughout outphasing. An equivalent circuit representation of a LINC system with
a Wilkinson and a hybrid 3-dB combiner is shown in Figures 3.10(a) and 3.10(b). The power
delivered to the load PL,f0 is related to the outphasing angle [170]:
(3.23) PL,f0 = 2PL,f0,max cos(ψ)2
While the power dissipated in the isolating resistor is:
(3.24) PRiso,f0 = 2PL,f0,max sin(ψ)2
The direct current (DC) power consumed by the PA is:
(3.25) PDC = 2
PL,f0
ηPA
where ηPA is the DC to RF efficiency of each PA. Although the ηPA remains constant throughout
the outphasing range, the overall system efficiency is proportional to cos(ψ)2 as each amplifier
is still dissipating the same amount of power regardless of the power delivered to the load. The
system efficiency is written:
(3.26) ηLINC = ηPA cos(ψ)2
To improve the system efficiency the power outphased in the isolating port can be rectified and
recycled into the system. In that case the system efficiency depends on the efficiency of the power







The drain efficiency of a LINC system using class-B PAs, for different values of rectification
efficiency is shown in Figure 3.11.
Another technique which can be employed to boost the efficiency of LINC amplifiers is to
supply the PAs with multiple discrete voltage levels as an additional mean of power control. The
magnitude of the output voltage of the two branches is varied, reducing the amount of outphasing.
By substituting in (3.18) and (3.19) Ak in place of Amax, the supply level is determined at each
time step t0 from the set AN:
(3.28) AN = {A0, A1...AN−1} andAk > Ak+1
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Figure 3.12: Differential (a) and single-ended (b) outphasing PA with non-isolating combiners
equivalent circuits.
An arbitrary N number of voltage levels is used where A0 = Amax and the outphasing angle
becomes:








































Figure 3.13: Conventional upper and lower branch load trajectories of a differential non-isolating
outphasing amplifier.
Lower Branch Upper Branch
(a)
Lower Branch Upper Branch
(b)
FIGURE 3.14. Real part (a) and imaginary part (b) of admittance seen by outphasing
branch PAs with no compensation as a function of outphasing angle (ψ).
For each time step, t0, Ak is chosen such that Ak ≥ A(t0)> Ak+1 for k ∈ {0,1, ..N}. A number of
techniques have been proposed in the literature for the selection of the number and placement
of the different magnitude levels based on the probability density function of the input signal.
In some of the techniques proposed, the magnitudes of the input signals can also take multiple
values, minimising further the outphasing angle, such as in asymmetrical multilevel outphasing
[171].
3.1.2.4 Non-isolating Combining: Load Modulation
As presented in Section 2 when operating in conditions of heavy saturation, the behaviour
of a transistor is approximated to that of a voltage source; this is because the voltage swing
remains constant while the current shows a dependency on the voltage caused by the knee
voltage. Similarly, a saturated PA can be approximated as a voltage source. Variations in the load
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Lower Branch Upper Branch
(a)
Lower Branch Upper Branch
(b)
FIGURE 3.15. Real part (a) and imaginary part (b) of impedance seen by outphasing
branch PAs with no compensation as a function of outphasing angle (ψ).
FIGURE 3.16. Normalised output power of a differential outphasing system versus
outphasing angle.
presented to it will cause a variation in the current as long as the input overdrive is sufficient to
cause voltage saturation. In outphasing, the variation of the load seen by each PA is a result of
the variation of the relative phase between the input signals of the PA. Based on the previous
assumption the analysis of outphasing PAs is based on voltage sources with a varying phase shift
applied to a load, as shown in Figure 3.12:
(3.30) V S1 =V1e jψ1
(3.31) V S2 =V2e jψ2
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The simplest case to consider is that of subtractive or differential combining where the PA








By setting V1 = V2 = V0 and ψ = ψ1 = −ψ2, (3.32) becomes:
(3.33) IL =
V0(e jψ− e− jψ)
RL
= I1 =−I2
The resulting admittances can be found














The admittances for the two branch amplifiers demonstrating a purely reactive load modula-
tion, when no compensation is applied, are shown in Figure 3.13. The real and imaginary part of
the impedance and admittances can be analysed in Figure 3.14 and 3.15.
The key point is that through the variation of the phase angle (ψ), fundamental output power
is controlled as in Figure 3.16.
Additive combining can be carried out as explained in [10] by exploiting λ4 transmission
lines to transform the constant voltage sources into constant current sources, operating into
a single-ended load. The output currents flowing into the output node can be determined as



















where the impedance transformation parameter R′L =
Z20
RL
is determined by the load resistor and












Assuming the characteristic impedances of the λ4 transmission lines are equal, the current flowing
in the load is:









e jψ+ e− jψ
)
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FIGURE 3.17. Single-ended outphasing amplifier block diagram with Chireix combiner.
and the voltage across the load:
(3.40) VL = ILRL







Which can be transformed to the voltage source plane:
(3.43) PB1,f0 = PB2,f0 =
1
2




And the power at the load is the summation of the power delivered by each branch PA.





Large variations in reactive loading, throughout the load modulation range, present the downside
of “breaking” the appropriate phase relationships between voltage and current waveforms of
the branch PAs, degrading efficiency at large output power back-off levels. This is addressed in
Chireix combining by adding two susceptive elements to shift the impedance trajectories seen by
each branch PA. In this way, the load trajectories are pushed closer together and the reactance in
the load, seen by the two PAs, is zeroed for two outpasing angles. The outphasing angles where
the reactive loading is zeroed depends on the values of the shunt susceptances. This principle can
be applied to subtractive (differential) or additive (single-ended) combining as shown in Figure
3.17. From circuit analysis the new load impedances presented to the branch PAs are:
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Figure 3.18: Upper and lower branch differential outphasing load trajectories (ψcomp = π8 ).
Lower Branch Upper Branch
Figure 3.19: Imaginary part of admittance seen by outphasing branch PAs as a function of
outphasing angle (ψ) for ψcomp = π8 .
Lower Branch Upper Branch
(a)
Lower Branch Upper Branch
(b)
FIGURE 3.20. Real part (a) and imaginary part (b) of impedance seen by outphasing
branch PAs as a function of outphasing angle (ψ) for ψcomp = π8 .
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Figure 3.21: Upper and lower branch differential outphasing load trajectories (ψcomp = π4 ).
Lower Branch Upper Branch
Figure 3.22: Imaginary part of admittance seen by outphasing branch PAs as a function of
outphasing angle (ψ) for ψcomp = π4 .
Lower Branch Upper Branch
(a)
Lower Branch Upper Branch
(b)
FIGURE 3.23. Real part (a) and imaginary part (b) of impedance seen by outphasing
branch PAs as a function of outphasing angle (ψ) for ψcomp = π4 .
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FIGURE 3.24. Power factor of Chireix outphasing combiner for different values of
compensating susceptance B.






















Because of the phase shift applied to the input signals, the in-phase and quadrature components
of the voltages and currents at the voltage source plane vary, determining both a resistive and
reactive load modulation. The compensating angle determines the outphasing angles where





. The ratio of the powers between the zero-







In Figures 3.18 to 3.23 the load trajectories, real and imaginary parts of the admittances and
of the impedances seen by each voltage source (PA) for a 0◦ to 180◦ sweep of the outphasing
angle are shown, for a differential outphasing system with different values of compensating
susceptances.
A true determination of the efficiency of outphasing systems is difficult and cannot be carried
out without having specific knowledge of the PA which was utilised for the design of the branch
amplifiers. However, a metric which is commonly used in the literature as indicative of the
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efficiency of outphasing systems is the power factor defined as the ratio of the real to the total
power in the system:




The power factor of an outphasing combiner for different values of compensating susceptances
is shown in Figure 3.24. This metric, not quite so familiar for RF engineers, is used by power
electronics engineers to provide a measure of the ratio of real to total power in a system [172].
The underlying assumption is that when a purely resistive impedance is presented to the voltage
sources, maximum power is delivered to the load and the efficiency of the system is at its
maximum.
However, the load-pull contours, or areas of maximum efficiency of RF PAs shift from the
real axis due to transistor parasitics, to the phase shift introduced by the matching networks
and to the specific optimal waveforms for the branch PA which depend on its intrinsic harmonic
terminations. Thus, for RF PAs, the power factor is not a practical measure to determine the
efficiency of a real outphasing system.
The DC to RF efficiency of outphasing branch amplifiers depends on the shape of the wave-
forms throughout the outphasing load modulation range. Among other factors previously men-
tioned such as the harmonic terminations and overdrive level, another non-negligible element
is the technology and device utilised which present different characteristic knee functions. The
determination of the performance of outphasing systems with non-isolating combining still repre-
sents an open area of investigation and research. In practical design of Chireix outphasing, the
combiner is designed based on the load-pull contours for a given device, which at the package
plane are often not centred around the real axis [156].
3.1.3 Varactor-based Dynamic Load Modulation
The techniques which were the focus of Sections 3.1.1 and 3.1.2 refer to efficiency enhancement
architectures dating back to the 1930s, while varactor-based DLM, was proposed by Raab in 2003
[173]. The original paper demonstrated the use of MOSFETs as tunable capacitive elements of
the output matching network (OMN) of a switch-mode PA. Modulating the voltage across the
variable capacitor, the input impedance of the OMN changes, at envelope speed, presenting to the
output of the PA an optimal impedance over a wide dynamic range of output powers, ensuring
the PA always operates at voltage saturation.
The efficiency enhancement mechanism is still the same as the other DLM techniques,
however, the load-line of the PA is not manipulated by injecting current into a non-isolating
combiner, but by varying the capacitance of one or more tunable elements, which in turn alter
the input impedance of the OMN presented to the device.
A low-power voltage amplifier, which does not supply any current, is used to control the
variable capacitance of the tunable elements. Due to the low power dissipated by the voltage
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amplifier, the efficiency of the system is dominated by the efficiency of the PA and by the losses of
the varactors in the OMN. In the original paper, Raab demonstrated with numerical simulations
considering the ideal load-pull contours of a switch-mode class-E PA that 90% efficiency over a
12-dB dynamic range can be obtained using a T-matching network topology with a single varactor
tunable element [173]. Aside from back-off efficiency enhancement the concept has been applied
to ensure linearity [174–176], bandwidth enhancement or to even improve power transfer in
antenna mismatch conditions [177, 178]. The two main challenges of the DLM technique, which
are ongoing subjects of research are:
• Varactor technology: losses, power handling, capacitance dynamic range
• Implementation: circuit topology (how to deal with harmonics), low-complexity and driving
circuitry
Prototypes at giga-hertz frequencies were presented utilising GaN-based PAs with commercial
silicon varactors in [179] and using an LDMOS device with both drain and source grounded as
the variable capacitive element in [180]. A T-matching topology with only one tunable element is
used in both cases. In [181] a similar circuit configuration was presented employing GaN and
an in-house SiC varactor diode [182] with a theory presented on reactive-only load modulation
of class-J PAs. From measurements with reactive-only load modulation at the package plane
of a GaN transistor, efficiency was maintained greater than 40% over 8 dB OPBO. The first
multi-band varactor based DLM employing two varactor control signals was shown in [183]
operating at 1.8, 1.9 and 2.1 GHz with over 40% drain efficiency at 6 dB OPBO.
In [184], varying drain bias was proposed as a method to reconfigure the RF bandwidth of
DLM PAs. Over 50% drain efficiency at 6 dB OPBO from 1 to 1.9 GHz was shown. An interesting
idea is presented in [185] where a single varactor based design performs DLM in one band and
reconfigures the PA for conventional operation in another band. An optimisation methodology
is presented to design a single varactor tunable OMN for a multi-band DLM PA in [186]. The
optimisation considers the efficiency from simulated load-pull of the power devices and the losses
of the OMN due to the varactor at two frequencies of interest. The results recorded are drain
efficiencies of 43% and 50% at 10-dB OPBO, at a 0.685 GHz and 1.84 GHz respectively.
Hallberg in [187], starting from class-J DLM theory [181], presents a method to qualitatively
define the requirements on the varactors tuning range to achieve a given bandwidth of operation.
The fractional bandwidth of 36% is shown to be achievable with current varactor technology. The
prototype is implemented using GaN for the PA and custom SiC varactors as tunable elements.
The performance recorded is a power added efficiency (PAE) of more than 40% at 6 dB OPBO, over
the 1.8 to 2.2 GHz band. The possibility of implementing this architecture in real telecoms system
is also demonstrated by linearising the varactor based DLM PA when amplifying modulated LTE
signals, using Digital Pre-Distortion (DPD).
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FIGURE 3.25. Load Modulated Balanced Amplifier simplified block diagram.
3.1.4 Load Modulated Balanced Amplifier
A new load modulation architecture was introduced by Shepphard et all in [188] named the
LMBA. The main concept behind the LMBA, whose block diagram is included in Figure 3.25, is to
apply a control signal to the isolating port of the output hybrid coupler of a quadrature balanced
amplifier, to simultaneously modulate the load impedance of each balanced device. Adjusting the
magnitude and phase of the control signal, the resulting impedance is the same for each balanced
port while the power generated by the control amplifier is recovered at the output. Considering
each balanced transistor at ports 2 and 4 as current sinks, the magnitude of each current is
Ids,b,fo . Including a 90
◦ offset each current can be written as I2 =−Ids,b,fo , I4 =− jIds,b,fo .
The control PA in port 3 is also a current sink with arbitrary magnitude and phase I3 =
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the impedances presented to each balanced device output can be derived in terms of the balanced
and control currents:
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A first prototype was demonstrated in [188] using GaN devices and as a combiner a commercial 3
dB coupler. The efficiency was estimated as larger than 50% over a 6 dB output power dynamic
range, over the 0.8 to 2 GHz band. A second implementation using 6 Watt GaN bare dies
demonstrated efficiencies larger than 50% from 4.5 to 7.5 GHz in [189], however, the drain supply
of the PA was also reconfigured over the band, resulting in a large variation in output power
levels.
The same concept was proposed including output matching networks for the balanced PA and
a real control amplifier [190], using commercially packaged GaN devices demonstrating 25 Watt
saturated power with PAE greater than 40% over a 1.7 - 2.5 GHz band. A limitation of the LMBA
technique, similarly to outphasing PAs, is the need for dual RF input.
This was addressed in [191] where an octave bandwidth RF-input LMBA was presented.
Conventional wide-band design techniques were utilised for the design of the input matching
networks of the balanced PA, and a filter was added at the input of the control PA so that the
relative phase of the control signal would track the high-efficiency PAE contours over the octave
band. No output matching network was used for the balanced PA and matching was only achieved
through active current injection of the control PA at saturation. PAE at 6 dB OPBO is maintained
greater than 30% over the 2.8 - 3.8 GHz band, a promising result among the state of the art for a
RF-input efficiency enhancement technique.
3.1.5 Summary
Each technique described presents intrinsic advantages and disadvantages, however, over the
years, research on each of these techniques has focused on addressing some of their inherent
limitations. By doing so, some of the original advantages and disadvantages changed, making a
comprehensive comparison among the approaches challenging to address.
When considering load modulated efficiency enhancement architectures, the main points to
consider are:
1. Implementation complexity/cost
2. Largest achievable back-off efficiency
3. Capability to maintain PAE constant over
a wide range of output power levels
4. Base-band bandwidth of operation
5. RF bandwidth of operation
6. Gain and output power degradation
7. Linearity and linearisability
8. Output power capabilities
The RF-input AB-C DPA is among all the techniques the least complex, from an implementa-
tion point of view, as it does not require any additional control circuitry and it can be operated
as an RF-in-RF-out amplifier. The development of RF-input outphasing and RF-input LMBA
partially address this limitation although their RF-input implementation and design is more com-
plex. The varactor-based DLM inherently requires an additional low-power control signal. Dual
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drive DPAs, outphasing amplifiers and LMBAs require separate phase coherent IQ-modulators
and DACs and hence are the most costly/complex solution.
PAE at large output power back-off is important as with large PAPR signals, PAE is dominated
by the efficiency at the average power level. For system PAE at large levels of back-off, the largest
possible efficiency enhancement was demonstrated by DPAs and Chireix outphasing systems as
the PAs can be operated in deep compression without any additional loss in the output power
combiner. In DPAs, for a given output power back-off and device, parallel losses are minimised
with the available dynamic range increased by 3 dB compared to outphasing amplifiers, as only
one amplifier is on in OPBO. The back-off performance of varactor-based DLM is degraded by
output losses caused by the varactors and is limited by their capacitive tuning range. Theoretically
the LMBA can present the same back-off efficiency enhancement as DPAs and Chireix outphasing
amplifiers, however, the overall system PAE depends also on the efficiency of the control amplifier.
The larger the back-off efficiency enhancement required, the larger is the control signal needed
causing a larger impact on system PAE.
PAE over a wide range of output power levels can be useful if the average power of the
modulated signal can significantly vary. In terms of system PAE over a wide range of output
power levels, dual drive PAs have an advantage over RF-input PAs. The individual control of the
magnitude and phase of two RF inputs simply provides an additional degree of freedom. For this
reason, PAE can be kept constant throughout the output power dynamic range by compressing
optimally the PAs and avoiding the characteristic dip in efficiency at intermediate power levels
and the reduction in gain, typically seen for AB-C DPAs. Varactor-based DLM and the LMBA can
both exploit the advantage of an extra control knob to optimally operate over the large output
power dynamic range.
The DPA, outphasing and LMBA combiners don’t present critical limitations in terms of
baseband bandwidth of operation however in dual drive PAs there is an expansion of the baseband
bandwidth of the input signals which for very large bandwidhts could represent an issue. In
DLM the requirements on the driving circuit for the control of the varactor capacitance is
proportional to the baseband bandwidth of the system, potentially becoming a limitation or
increasing complexity.
A wide RF bandwidth of operation is best achieved by the LMBA thanks to the possibilities
offered by very wide-bandwidth hybrid couplers. RF-input octave band LMBAs have already
been demonstrated. Varactor-based DLM and outphasing amplifiers have shown fractional
bandwidths of 30% are possible while for the DPA fractional bandwidths in the order of 50-80%
have been shown. As the fractional bandwidth of the architecture is increased, generally an
overall performance degradation over the band is seen. For DPAs and outphasing amplifiers, the
black-box combining approach could offer the possibility to improve further the RF bandwidth for
these techniques [156]. Dual drive PAs have shown excellent potential for wide RF bandwidth,
by exploiting the continuum of solutions between Doherty and outphasing.
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FIGURE 3.26. Simplified block diagram (a) and load-lines (b) of a dynamic supply
modulated architecture.
RF-input AB-C DPAs present a clear trade-off between gain and extended back-off efficiency
range. The larger the wanted back-off the deeper the class-C bias. Dual drive DPAs, outphasing
and LMBAs don’t necessarily present the same trade-off. The gain loss of the single-RF input
DPA could be avoided by adding multiple driving stages in the auxiliary transistor but increasing
size and complexity. The varactor-based DLM approach also sees a degradation in the gain due
to the varactor losses compared to the dual drive techniques. Related to the gain degradation
is the overal output power capability of the system which is fundamental when assessing the
suitability of each technique for different applications.
All techniques have shown the need of some form of linearisation to conform to modern
wireless communication linearity specifications, however, all techniques have also been suc-
cessfully linearised with a variety of different signals and for different baseband bandwidths.
The complexity of the DPD required for each method is difficult to generalise and will mostly
depend on the device technology utilised and the specific component design (harmonic, baseband
terminations). The RF-input DPA is the only efficiency enhancement technique whose linearity
performance has been explicitly addressed through its RF design [36].
3.2 Dynamic Supply Modulation
An alternative and parallel approach to DLM techniques is represented by DSM approaches. A
simplified block diagram is shown in Figure 3.26(a). For DSM efficiency enhancement schemes,
the drain supply (VDS) of the PA is modulated in harmony with the envelope of the signal which
needs to be transmitted to minimise power dissipation. By applying dynamic supply modulation,
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FIGURE 3.27. Envelope Restoration and Elimination basic block diagram.
the load-line of the PA is slid back and forward, minimising the power dissipation of the PA at
back-off.
This is shown in Figure 3.26(b) where high power and low power load-lines for a generic DSM
system are shown. Two main approaches exist to DSM: direct polar modulation and ET. As it was
the case for DLM architectures the development and interest on DSM techniques also followed
highs and lows correlated to the general trends in wireless communication systems.
3.2.1 Envelope Elimination and Restoration
Polar transmitter techniques, similarly to some DLM approaches were utilised since the early
days of AM radio to boost the efficiency of kW valve tubes amplifiers. In 1952 Kahn proposed
EER as a way to efficiently amplify single-side band suppressed carrier (SSB-SC) signals [192].
The main idea of EER, shown in Figure 3.27, consists of controlling the output amplitude
modulation through the variation of the supply of a highly compressed RF PA which is fed at the
input with a phase-only modulated carrier. The baseband amplitude modulated and RF phase
modulated signals, containing the magnitude and phase polar co-ordinates, are individually
controlled and amplified through different paths.
Not much research followed up during the 1980s on the technique, however in the 1990s
interest resurged, brought by the significant increase in the PAPR of modern wireless commu-
nication signals [193]. In EER the input signal is split to form a baseband path containing the
time-varying envelope and an RF path containing a constant-envelope phase modulated carrier
signal. The phase modulation is preserved in the carrier while the amplitude modulation is
removed from the RF path through the use of a limiter. The baseband path can be generated
by either analogue or digital techniques and serves to control an Envelope Amplifier (EA). The
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phase modulated carrier is amplified through an efficient class-C or switch-mode amplifier. The
dynamic power supply is used to modulate the drain voltage of the RF PA. The output RF signal
amplitude will be equal or at least proportional to its DC supply, restoring the original AM.
The overall efficiency of this system will be dependent on the efficiency of the PA and that of
the EA. Boosting the efficiency of the EA becomes a critical factor and is subject of much research
[194].
Efficiencies in the order of 65-85% for the EA have been achieved depending on power level,
complexity and bandwidth of operation [72]. A conventional technique for the design of the EA is
the use of a switching mode power supply (SMPS) to provide high-efficiency amplification from
DC-1MHz, where most of the power of the OFDM envelope is contained, and a linear operational
amplifier to amplify the remaining higher frequencies components [195]. The major drawbacks of
EER are:
• The strict time alignment requirements of the two paths
• The impact of wideband noise from the supply modulator
• The ability to successfully generate very low power levels or nulls due to the modulator
and feedthrough
Combined, these drawbacks make real implementation of this technique challenging to comply
with modern communication systems linearity requirements. DPD techniques have been demon-
strated as an effective deal with the EER non-linear amplification process with system PAE of
60% with WCDMA signals [196].
3.2.2 Envelope Tracking
In the original ET concept, while the supply of the PA is modulated as in EER, the linearity of
PA operation is preserved. The voltage supplied to the drain PA tracks the envelope of the input
signal, which is still fed intact into the PA. A block diagram of an ET transmitter is shown in
Figure 3.28. Rather than an entirely different approach, ET can be considered as an evolution of
EER to deal with practical system non-idealities. The input signal to the PA is not clipped and
the voltage output of the dynamic supply modulator never goes below a certain threshold level.
Inherently, this approach requires a tight phase alignment between the supply modulator and
the PA, however, it has reduced complexity compared to pure EER systems.
Although some early work was presented in the 1990s, the first demonstration of ET in a
system was published only 1999 [72]. This technique has since received considerable interest
over the years due to the significant performance improvement over the single-ended PA and to
the potential for large RF bandwidths.
The presence of the original amplitude modulation at the input of the RF PA allows for
flexibility in the choice of a shaping function for the output of the dynamic supply modulator.
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FIGURE 3.28. Envelope tracking simplified block diagram.
How fast, how accurately and how deep to track the envelope become design choices which
determine the performance, complexity of the EA and the efficiency/linearity compromise of
the system. In order to comply with linearity requirements, DPD is still employed. Significant
system efficiency performances have been recorded with high PAPR modulated signals at RF
frequencies ranging from 0.9 to 10 GHz and bandwidths between 3 and 20 MHz [197]. A trend
in recent years was to combine ET with other efficiency enhancement approaches to improve
efficiency further [197]. In Section 3.1.2.3 the ML-LINC and AMO approaches have already been
described, however, ET (or direct polar depending on the rigorousness of the definition) has also
been applied to non-isolating Chireix outphasing amplifiers [165] and DPAs [197]. Theoretically,
the main transistor of a Doherty PA can be supply modulated in its low power region to further
increase its back-off range [197].
Following the good efficiency results, the technique has been successfully implemented in
a range of commercial products, especially in high-end mobile devices. The increased difficulty
posed by the design of an efficient EA for very large power levels and large baseband bandwidths
of operation (> 100 MHz) are open questions as ET tries to establish itself as an alternative to
the DPA for future 5G medium and high power transmitters.
3.2.3 Summary
Two approaches in dynamic supply modulation have been considered in this section. EER presents
theoretically the largest back-off efficiency improvements compared to ET, however in practice,
both techniques perform very well. Large back-off efficiency improvements are obtained and
both techniques present outstanding RF bandwidth capabilities. ET compared to EER retains a
control on the amount of gain degradation of the PA, as the tracking function of the drain voltage
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can be optimised to provide the optimal supply voltage not just for efficiency but for a compromise
between efficiency and gain at the maximum power level.
The real differences between the techniques is their linearisabily and the impact on their
performance of system non-idealities such as delay mismatch. ET performs significantly better
than EER due to the fact it does not rely exclusively on the EA to achieve output power control.
A limitation for both approaches is represented by the baseband bandwidth of operation
which depends on the bandwidth of the EA. Increasing the bandwidth of the EA will reduce
its efficiency and hence affect the overall systems efficiency. Baseband bandwidth of operation
remains one of the major challenges for DSM approaches and is an active topic of research.
3.3 Linearisation Architectures
Practically all of the efficiency enhancement architectures presented in the previous sections
require some form of linearisation to operate linearly and thus meet the EVM and ACPR
requirements for the transmission of wireless communication signals. Some of the architectures
such as LINC or EER were born as linearisation as well as efficiency enhancement techniques
but, due to system non-idealities, practical systems require additional adjustments. This is where
analogue and digital linearisation techniques come into play.
At a system level, any PA or energy efficiency enhancement amplification system can be
characterised in terms of its amplitude (AM-AM) and phase response (AM-PM). Nonlinear AM-AM
and AM-PM introduce in the frequency domain additional harmonic components. When multiple
tones closely spaced in frequency are fed into the PA, in addition to harmonics, intermodulation
distortion is generated. For digitally modulated signals the AM-AM and AM-PM are the direct
cause of degradation in EVM and ACPR. When the nonlinear response of the PAs is not static
and does not only depend on the value of its current input, but on the values of its past inputs as
well, the PA is said to exhibit memory effects. Memory is caused by several mechanism and can
be divided into [198]:
• Frequency memory effects, changes in the PA nonlinear response over frequency due to the
device characteristics
• Bias memory due to changes in a PA gate bias and drain supply, caused by changes in the
signal envelope
• Temperature memory effects
• Device degradation long term memory effects
As the baseband bandwidth of the signal fed into the amplification system is increased, system
memory effects will further degrade the linearity performance. Several techniques have been
suggested to compensate and model these nonlinear effects and are still a hot topic for research
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today [199]. The simplest technique used to compensate for nonlinear distortion in amplifiers is a
negative feedback where an error term is coupled off the output, fed-back and subtracted from
the input of the PA [200]. The feedback process can be carried out at RF or baseband frequencies.
As a negative feedback technique it suffers from stability issues, at RF frequencies. Due to the
delay necessary for the feedback process, the technique is inherently narrowband.
In feed-forward, the error signal is subtracted directly from the output of the PA instead
than from its input, requiring a second amplifier for the amplification of the error signal. The
additional amplification process required in feedforward makes this methodology either energy
inefficient or too complex to implement.
Combinations of all of the above techniques have been proposed, however, due to the increased
computational capabilities and the reduction in the cost of DSP, DPD is currently a successful
and flexible linearisation technique of PA non-linearities [200]. Digital pre-distortion consists of
modelling the amplitude and phase response of the amplifier and distort the input signal so that
the combined response of the pre-distorter and PA generates a linear response [198].
Pre-distortion can be implemented as static (open loop) where the amplifier response is
characterised once or adaptive where the function of the PA is iteratively updated. In case of
pre-distortion of single-ended PAs fed with narrowband signals, memoryless polynomial models
may be enough, however, with more complex architectures such as DPAs, dynamic nonlinear
memory polynomials have been proposed [201, 202].
New approaches have been proposed in the literature where the efficiency enhancement
architecture itself is designed in the RF domain for a compromise between efficiency and linearity
[89–91]. The advent of 5G systems, which will use mm-wave frequencies to enable very large
channel bandwidths, has sparked new attention around analogue pre-distortion techniques [203].
3.4 Limitations of Efficient Enhancement Architectures
Efficiency enhancement architectures such as DSM and DLM are ways to efficiently generate
RF power over a wide dynamic range of output power levels. Independent research into system
level and component level design has greatly improved the performance of RF amplification
systems over the years. By exploiting load modulation or supply modulation, the performance
of an amplification system can be greatly improved. At a component level, maximising the PAs
efficiency consists of choosing the mode of operation and matching network strategy which
ensures optimal current and voltage waveforms shaping.
However, it is important to state that ultimately the physical limitations of these approaches
are determined by the device technologies that are being used. These represent the theoretical
boundaries of performance for current technology. These limitations are due to parallel losses in
DLM systems and to series losses in DSM systems. The drain efficiency degradation of supply
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where ζ1 is a coefficient dependent on the waveform shapes (or modes of operation). The drain effi-
ciency degradation for dynamic load modulation systems due to parallel losses was demonstrated




Were ζ2 is a coefficient determining the degree of optimality of the waveforms.
In [206] intrinsic voltage and current measurements during load-pull, provided interesting
insights into the performance degradation of load modulated systems. In particular, it was shown
that the load modulation process was causing a degradation in the current and voltage waveform
shapes. This degradation would effectively alter ζ2 throughout the load modulation range and
represent an additional loss mechanism for load modulated systems. Minimising this additional
loss mechanism means acting at circuit level with a greater insight into the mode of operation
utilised and targeting operation for a specific load modulated system.
This combination of circuit level design and optimisation for a given system level operation
and performance represents an interesting research opportunity to push the boundaries of the
performance of load modulated systems further towards their theoretical limits.
3.5 Summary
This chapter has presented the concepts and provided an in-depth review of the state of the art
in efficiency enhancement architectures and also an introduction to PA linearisation techniques.
The intrinsic limitations of these efficiency enhancement techniques have been highlighted. Both
dynamic supply and load modulation techniques present great performance and show great
potential for efficiency enhancement of RF power amplifiers.
With respect to load modulated amplifiers, a significant amount of research is today taking
place because of the increasing baseband bandwidth requirements of signals, increasing the
complexity and cost of envelope modulators for dynamic supply techniques. Understanding
the physical meaning of the efficiency enhancement mechanisms is critical to improving the
performance and design better systems. In order to do this, it is necessary to address what are
the optimal current and voltage waveforms for a given load modulated architecture. This implies
investigating and addressing the PA design and consequently the harmonic terminations.
Conventional analysis of load modulated PAs such as the DPA and outphasing amplifiers
make the assumption of PAs operating in modes such class-B, or -F and -F−1 that require a
resistive fundamental termination at the intrinsic current generator plane of the device. It is
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therefore assumed that the target of the load modulated system is to present each PA with a
purely resistive load modulation at the current generator plane.
However, when an amplifier is designed with load-pull techniques targeting high PAE, the
fundamental and harmonic optimal intrinsic impedance terminations is generally reactive.
In order to push efficiency to the limits and design PAs which fit well the load-modulation
architecture they are targeted to, it is first necessary to analyse and investigate what are the
optimal load impedance trajectories of harmonically tuned and continuous PA modes of operation.
The next chapter of the thesis will be concerned with understanding the optimal load modulation











LOAD MODULATION THEORY OF HARMONICALLY TUNED POWER
AMPLIFIERS
4.1 Load Modulation Mechanisms
Load impedance modulation of RF amplifiers for output power control is one of the most widely
used techniques to achieve efficient amplification of a variety of different time-varying envelope
signals [33]. As previously presented in Chapter 3, variable loading can be achieved through
active load-pull by allowing multiple amplifiers to interact through a lossless combiner, as in
outphasing, Doherty and LMBA power amplifiers. A generalised block diagram for an active
load modulated system is shown in Figure 4.1. Different load modulation techniques change
the way functions in blocks 1 and 6 are implemented. Considering a generic amplitude- and
phase-modulated signal as the input of the amplification system in Figure 4.1:
(4.1) Vin(t)= E(t)exp( jωt+φ(t))
where E(t) is the time-varying envelope and φ(t) is the original phase modulation. The outputs of
block 1 driving the branch amplifiers can be written as:
(4.2) Vin,B1(t)= A1(Vin)exp( jωt+φ(t)+ψ1(Vin))
(4.3) Vin,B2(t)= A2(Vin)exp( jωt+φ(t)+ψ2(Vin))
with A1,2 and ψ1,2 as functions of the original time-varying input signal Vin(t). The design of
the splitter (block 1), the combiner (block 6) and choice of gate source biases (VGS1 , VGS2), will
determine what these functions are. The system is designed to ensure the output signal of the
load modulated amplifier is a linear amplified replica of its input, represented as:
(4.4) Vout(t)=F (A1,2,ψ1,2)
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Figure 4.1: Block diagram of a generic, actively load modulated system.
(4.5) =G(E(t)exp( jωt+φ(t)))
where G is the gain of the amplification system. Linearity can be ensured through the design of
the different blocks or with pre-conditioning on the input signal.
If ψ1,2 are constant (0 or a fixed offset) and the envelope variation A1,2 is a function of E(t),
the active load modulation results in a Doherty-like load modulation. This mechanism is referred
to as “Load Modulation Mechanism 1”, where maximum voltage swing is maintained for a range
of input drive levels, as shown in Figure 4.2(a). For this type of technique, power is modulated by
both the variation of the instantaneous loading on each PA as well as the envelope variation of the
PA branches input signals (Vin,B1, Vin,B2). The amount of gain compression (or knee interaction)
tolerated throughout the load modulation is, in practice, a design parameter which depends on
whether efficiency, output power or a compromise of both needs to be maximised in the design
[89, 207, 208]. Load Modulation Mechanism 1 can be obtained in several different ways which
correspond to different architectures.
In classic Doherty, the main transistor operates, at low power levels, as a conventional single-
ended PA terminated into 2RL. When the main amplifier reaches its maximum allowed voltage
swing and thus efficiency, as it starts to saturate, the peaking stage turns on and modulates the
load of the main amplifier from to 2RL to RL, while its load is modulated from an open circuit
condition to RL. In varactor-based or MEMS-based dynamic load modulation techniques the
loading presented to the transistor is directly controlled through the use of the tunable elements
in the output matching network of a single-ended amplifier.
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Figure 4.2: Theoretical I/V waveforms of Doherty and DLM systems with input drive and load
variation (Load Modulation Mechanism 1) (a) and theoretical I/V waveforms of outphasing system
with load variation and fixed input drive (Load Modulation Mechanism 2) (b).
A conceptually different approach is when A1,2 are constant and the envelope is reconstructed
through the variation of ψ1,2. In this case, the branch amplifiers will be subject to an outphasing-
like load modulation, referred to as “Load Modulation Mechanism 2”. Output power is controlled,
as the fundamental component of the current waveform is reduced as a function the clipping
action (or knee interaction), the voltage waveform remains nearly constant, as shown in Figure
4.2(b) [43]. Figure 4.2(b) shows the current waveform bifurcation becoming more pronounced
as overdrive increases and, as current bifurcation increases, the fundamental component of the
current waveform decreases. In an ideal outphasing system, the level of gain compression of the
transistors is directly proportional to the output power back-off as the envelope of the branch
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amplifier’s input signal (Vin,B1, Vin,B2) is not varied to control power. Practically, beyond a given
point, mixed-mode operation allows maximising not just the PA’s drain efficiency but also its PAE
[135, 146].
It is well understood that for conventional amplifiers such as -B, -F and F−1 the fundamental
impedance resulting in the highest efficiency in the back-off is purely real, while the harmonics
are presented with a short or open circuit. However in practical scenarios, especially when the
amplifiers are designed with load-pull techniques, the harmonics presented to the amplifier’s
current generator are often reactive. This chapter presents an analysis verified by simulations
and load-pull measurements on what are the ideal optimal load trajectories for these harmonically
tuned amplifier modes when the PAs are not operated at large saturation levels.
This condition aims to approach the idealised Load Modulation Mechanism 1. Extensive
simulations are then carried out on a nonlinear model identifying different load modulation
trajectories, or load modulation strategies which suit different load modulation architectures.
Finally, load-pull measurements on a packaged GaN device at a small degree of compression
validate the proposed theories.
4.2 Optimal Fundamental Load Modulation of HT PAs
In this section, the optimal load modulation trajectories of HT PAs are analysed for the idealised
case where no clipping or knee interaction occurs (4.2.1), and where they can be approximated
as ideal switching devices (4.2.2). The limitations of this idealised approach are identified and
discussed (4.2.3).
4.2.1 Theory Applied to Current Source Active Devices
As previously shown in Section 2, reactive fundamental impedances can be tolerated at the
intrinsic drain of a transistor when compensated for with an appropriate reactive second harmonic
impedance termination. The harmonic impedances for this -B/J mode are shown again in Figure
4.3. A critical aspect of this formulation is that the waveforms assume no interaction with the
knee voltage. By limiting the voltage swing, ultimately the maximum efficiency which can be
reached is also limited from its theoretical maximum value by a factor VKVDS . It is instructive
to analyse the optimal current and voltage waveforms for these harmonically tuned modes of
operation when the drive is reduced from its maximum level. Considering the class-B half-wave
rectified current wave and the -B/J voltage formulation previously introduced:
(4.6) iHWR(θ)=




(4.7) vB/J = (1−cosθ)(1−δsinθ)
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Continuous B/J Design Space
Figure 4.3: Continuous class-B/J impedance domain design space.









with IMAX denoting the maximum drain current for a given device. The optimal resistance which









Here, VDS is the drain supply voltage, VK is the knee voltage and β the drive level determining
the OPBO from maximum output power (VDSIMAX)/4. Equations (2.65) and (2.66) determine
the appropriate relationship of the fundamental and second harmonic impedances to generate
waveforms which graze zero at a given input current level. To maintain the same class-B/J voltage
and current waveform relationship for different input drive level conditions, the conventional






= RL + jδRL







When δ= 0, as all harmonic impedances are short, a purely resistive load modulation is sufficient
to maintain the appropriate current and voltage relationship. It should be noted that when
δ 6= 0, not only the fundamental but also the second harmonic impedance becomes a function
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Figure 4.4: Conventional continuous class-B/J fundamental and harmonic optimal load mod-
ulation impedance trajectories (a) and waveforms (b) for an output power dynamic range of 6
dB.
of the back-off level. The conventional optimal fundamental and harmonic load modulation
of class-B/J PAs is shown in Figure 4.5(a). By modulating the load impedances according to
(4.10) and (4.11), for different drive levels, corresponding to different current source amplitudes,
the voltage waveform maintains the same shape throughout the back-off as shown in Figure
4.4(b). This type of load modulation seems to suggest that continuous modes PAs with δ 6=
0 are disadvantageous compared to class-B PAs due to the requirement of multi-harmonic
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Figure 4.5: Continuous class-B/J optimal fundamental load modulation impedance trajectories
moving across design space with a fixed Z2f0 (a) and waveforms (b) for an output power dynamic
range of 6 dB.
load modulation to maintain optimal performance. This characteristic would obviously not be
convenient for load modulated architectures as it would significantly increase the complexity of
the system. However, in [17] it was noted that by moving across the design space, throughout
the load modulation trajectory, it is possible to determine in closed form a fundamental optimal
load modulation trajectory with waveforms still maintaining the same B/J relationship but with
a fixed second harmonic termination. The design space value will vary throughout the load
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modulation trajectory without affecting the theoretical performance. To find the value of design
space for the optimal fundamental impedance, the second harmonic termination in (4.11) can be
equated to the second harmonic impedance for peak power:
(4.12) ZB/J,2f0,β=1 = ZB/J,2f0,β=βbo
and an instantaneous design space parameter αN can be introduced so that for an initial value of
δ, determining the optimal second harmonic for peak power, (4.13) holds throughout the back-off
range:







(4.14) αN = δβ
The intrinsic fundamental optimal load modulation trajectory for a fixed second harmonic now
becomes:
(4.15) ZB/J,f0,LM,opt = RL + jRLαN
The principle of moving across design space to maintain a fixed second harmonic termination can
be expanded to any mode defined by three harmonic impedances such as the continuous class-F
and continuous class-F−1 modes. The continuous class-F mode of operation presents a voltage













The fundamental and harmonic impedances for this mode of operation were already shown in
Figure 2.26. Similarly as for the class-B/J mode when δ takes a value of 0, the second harmonic
is short, the fundamental load is purely real and the original class-F waveforms are realised. The
corner cases, where δ= 1 and δ=−1, are here referred to as -F/J and -F/J* modes. As for the
class-B/J mode it can be shown that the optimal fundamental impedance trajectory as a function





with the second harmonic fixed as:






and αN as defined in (4.14). The class-B/J and continuous-F modes are both voltage-type contin-
uous modes. As the transistor is assumed to operate as a current source, a change in the load
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applied, or design space variation, causes the voltage waveform to vary. For this reason in both
modes, the optimal load modulations follows the same profile, with the only difference being
the increased initial value of the fundamental load impedance and the value of third harmonic
termination, open instead of short. For the continuous class-F−1 mode of operation, the current




IDS − Ids,f0 cos(αN)+ Ids,2f0 cos(2αN)+ Ids,3f0 cos(3αN)
)
× (1−ξsinαN)
The voltage waveform is assumed to remain a constant half-wave rectified. This design space is
shown in Figure 2.27 where modes -F−1, -F−1/J and -F−1/J* are labeled for values of ξ of 0, -1 and
1 respectively. The optimal class-F−1 admittances as a function of back-off are written as:
(4.20) YCont.F−1,f0 =GL
p
2 Ids,f0 + jGL
p
2 IDSξ
(4.21) YCont.F−1,2f0 =− j2GL(Ids,f0 + Ids,3f0)ξ
(4.22) YCont.F−1,3f0 =∞
while GL = 1RL . In order to find the value of the new design space which allows the PA to operate
within the same continuous -F−1 mode, it is possible to equate the second harmonic admittance
for maximum power to the second harmonic admittance for back-off as it was done in the previous
cases, for the intrinsic impedances:
(4.23) YCont.F−1,2f0,β=1 =YCont.F−1,2f0,β=βbo
introducing the instantaneous design space parameter αN:
(4.24) − j2GL,β=1(I1 + I3)ξ=− j2GL(I1 + I3)αN
In order for (4.24) to hold throughout the back-off range:
(4.25) αN = ξγ




2 I1 + jGL
p
2 IDCαN
From (4.14) and (4.25) it can be seen that the value of the design parameter αN is directly
proportional to the back-off level. For continuous modes -B/J and -F this meant that the ratio of
the reactance of the optimal fundamental load to its resistance decreased with back-off.
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In continuous mode -F−1 the ratio of the susceptance of the optimal fundamental admittance
to its conductance decreases with back-off. This means that the optimal fundamental load
trajectory follows an opposite trend compared to the -B/J and -F modes. The optimal -F−1 load
trajectory follows constant susceptance arcs while the -B/J and -F load trajectories follow the
constant reactive arcs.
This theoretical analysis confirms experimental results presented in [210] which investigated
the optimal load modulation trajectories of continuous -F−1 amplifiers. As shown in [17] a value
of | δ |= 1 for continuous modes -B/J and -F will maximise the available design space in back-off.
The large reactance of the second harmonic termination is exploited to move across the design
space, as back-off increases.
On the other hand a median value for | ξ |< 0.2 for continuous class-F−1 mode will maximise
the available design space as the reactance of the second harmonic termination this time is
inversely proportional to the back-off level. The efficiency for the continuous modes -B/J, -F and -
F−1 was calculated in Section 2. By following the optimal load modulation the theoretical efficiency
value for β= 1 can be maintained throughout the back-off as the same ratio of fundamental to DC
component is kept in both voltage and current waveforms. In practice, a non-zero knee voltage
will reduce the maximum efficiency achievable if the active device is solely operated within its
linear region.
4.2.2 Theory Applied to Switch Mode Active Devices
It was previously shown that to push a transistor to reach its highest efficiency levels it is
convenient to operate the device as close as possible to a switch, minimising current and voltage
overlap. Different approaches can be taken to achieve this goal, but ultimately the switching
operation can be generalised in terms of the fundamental and harmonic impedances which are
required at the switch plane to obtain the required waveform shapes. These fundamental and
harmonic impedances are described by the continuous class-E equations, presented in Chapter 2,
and are a function of the angle between the fundamental component of the current and voltage
waveforms.
It is possible to apply the same principle and analysis, carried out on the current source PA
continuous modes of operation in Section 4.2.1, to the transistors operating under switching con-
ditions. The ideal continuous class-E waveforms are made up of an infinite number of harmonics.
This analysis is limited to the fundamental and second harmonic impedance terminations. Both
fundamental and second harmonic impedances are a function of output power and hence for a
given value of design space, both must be modulated to maintain the optimal waveform shapes.
However, this is not necessary as it is possible to obtain an optimal fundamental load modulation
trajectory, for a fixed second harmonic by moving across the continuous design space. For modes
-EF2 and -E/F−1 where the second harmonic is either a short or an open, the optimal trajectories
correspond to the constant Q trajectories shown in [157]. This is because the optimal second
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load modulation for a fixed
second harmonic termination 
Continuous Class E Design
Space
Figure 4.6: Continuous class-E design space and optimal impedance load modulation trajectories
for a fixed Z2f0 .
harmonic does not move in the back-off.
For all other cases in the design space where ZS2 is not a short or open, the optimal combination
of fundamental and second harmonic can be obtained moving across the continuous design space,
as shown in Figure 4.6. If no losses are considered theoretical efficiency for this continuous mode
is 100% as zero voltage and current overlap occurs. Losses and efficiency degradation due to
non-ideal switching operation can be calculated as shown in [47].
It is interesting to note that the shape of the optimal load trajectories differ significantly
based on the assumptions which are made on the device operation, whether it is utilised as a
current source or a switch and the harmonic termination environment.
4.2.3 Limitations of ideal waveform analysis
In reality, a transistor at RF frequencies is neither an ideal current source nor a switch. The
analyses in Section 4.2.1 and 4.2.2 don’t consider the effect that knee interaction has on the
current and voltage waveform shaping.
In practice, the optimal impedance trajectories for HT amplifiers depend on the amount of
gain compression they are subject to throughout the load modulation process, which is determined
by this interaction [43]. This will ultimately determine whether the device will operate more in a
switch-mode or current source mode. The highest efficiencies are achieved by allowing the voltage
waveform to swing deep into the knee region, increasing the available fundamental voltage swing
[211, 212], and exploiting the harmonics generated by the clipping of the current waveform to
shape the voltage waveform [33] and thus reducing the voltage and current waveform overlap.
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By allowing the voltage waveform to interact with the knee, the harmonic components in
the current waveform will change as a function of overdrive (and back-off level), as the current
bifurcation becomes more pronounced. Most notably, the second harmonic component of the
current waveform has been seen to decrease at a higher rate than its fundamental component,
becoming negative as high levels of compression are reached (> 3dB), as described in [213]. It
is outside the scope of this thesis to consider this phenomenon analytically, as it is strongly
dependent on the clipping current waveform assumed. Rather, we focus on its implications for the
design of efficient load modulated systems. This phenomenon is analysed further in this section
with nonlinear harmonic balance simulations using a commercial GaN device model.
It is possible to express the following considerations, based on previous research on the effect
of current bifurcation [43, 213]. For all B/J PA continuous modes, the reduction in the value of
the fundamental Fourier component of the clipped current waveform will result in an increase in
the optimal fundamental load for efficiency compared to the optimal load for power. Additionally,
when a value of δ= 0 is considered (class-B) PA, the optimal voltage waveform shapes will not
change based on the harmonics present in the current waveform as they are all short hence a
purely resistive load modulation is still expected. On the other side for values δ 6= 0 the reduction,
or suppression, of the second harmonic Fourier component in the current waveform as a function
of overdrive due to clipping has a significant effect on the optimal load modulation trajectories.
This reduction is particularly evident when the amplifiers operate at heavy compression levels
due to the extent of the knee interaction.
For HT amplifiers, a larger reactance is required in the fundamental load impedance in order
to maintain the appropriate waveform shaping, as the back-off (and the amount of compression)
is increased. Different load modulation trajectories can be determined for a given amount of gain
compression by replacing the current formulation used to derive the closed form equations in
(4.6) with other formulations such as the ones proposed in [43, 213] however this is outside of the
scope of this thesis.
4.3 Investigation in Simulation
The ideal load modulation of harmonically tuned PAs is verified with harmonic balance simula-
tions in this section. The impact of the idealisations and the limitations posed by the nonlinear
effects of GaN devices is shown through load-pull simulations, bridging the gap between theory
and the idealised waveform analysis.
4.3.1 Simulated Test Set-Up
A block diagram of the simulated test-bench in AWR Microwave Office used to investigate the load
modulation trajectories of HT PA, is shown in Figure 4.7. The Wolfspeed CGH40010 GaN HEMT
is used for all simulations at a target frequency of 900 MHz. The reason for the choice of the
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Figure 4.7: Simulated test-bench with source and load tuners where VGS and VDS are the gate
bias and drain supply respectively.
Table 4.1: Second and third harmonic impedances presented at Plane B and C, from Figure 4.1
normalised to 50 Ω for the different modes considered in the experiment.
Mode: B/J Continuous F Continuous Inverse F
δ= 1 δ= 0 δ=−1 δ= 1 δ= 0 δ=−1 ξ= 0.2 ξ= 0 ξ=−0.2
Zf0,‘C′ 0.5+ j0.5 0.5 0.5− j0.5 0.578+ j0.5 0.578 0.578− j0.5 0.8− j0.14 0.82 0.8+ j0.14
Z2f0,‘C′ − j0.589 0 j0.589 − j0.79 0 j0.79 j2.55 ∞ − j2.55
Z3f0,‘C′ 0 0 0 ∞ ∞ ∞ 0 0 0
Zf0,‘B′ 0.32+ j0.39 0.48+ j0.03 0.8− j0.5 0.36+ j0.41 0.55+ j0.06 0.9− j0.43 0.8+ j0.09 0.72+ j0.2 0.63+ j0.28
Z2f0,‘B′ − j1.67 − j0.1751 − j0.23 − j3.93 − j0.1751 − j0.309 j0.618 j0.9371 j1.688
Z3f0‘B′ − j0.278 − j0.278 − j0.278 − j0.544 − j0.544 − j0.544 − j0.278 − j0.278 − j0.278
device is due to the accuracy of its model, verified by several experiments in the literature, and
because it provides access to the CG plane voltage and current waveforms. Three harmonics are
controlled at both the input and output using ideal source and load tuners. The input fundamental
impedance is set to a conjugate match and the input harmonics are short.
The device is biased with VDS = 28 V, Idsq = 13 mA. Before carrying out any simulation the
device is stabilised at the input with a parallel resistor-capacitor pair (5 pF ∥ 39 Ω) in series
with the gate. Simulated fundamental load-pull is performed for different values of harmonic
terminations corresponding to three different design space values (δ,ξ) for each continuous mode
considered in Section 4.2.1. In order to calculate the value of the package plane second harmonic
impedances, the class-B load-line resistance RL,β=1 is calculated using (2.28) with VDS, VK and
Ids,f0,β=1 approximated from the observation of the IV-curves. This approximation is validated
with simulated load-pull while fixing the second and third harmonics to a short at the CG plane.
From the continuous modes design equations (4.10)-(4.11), (4.17)-(4.18) and (4.20)-(4.21), the
fundamental and second harmonic impedance terminations at the CG plane for peak power
(β = 1) are calculated for continuous modes -B/J, -F and -F−1, for values of δ = [1,0,−1] and
ξ= [0.2,0,−0.2].
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(a) (b)
FIGURE 4.8. Performance of class-J (a) and class-J* (b) simulated load trajectories for:
T1 maximum efficiency with fixed input drive (red), T2 maximum efficiency with
swept input power (green) and maximum gain T3 (cyan).
(a) (b)
FIGURE 4.9. Performance of class-B simulated load trajectories (a) and CG plane de-
embedded load trajectories for modes -J, B and J* (b) for: T1 maximum efficiency
with fixed input drive (red), T2 maximum efficiency with swept input power (green)
and T3 maximum gain (cyan).
These impedances are then transformed from the CG plane to the package plane, utilising an
equivalent-circuit model for this device. The resulting fundamental and harmonic impedances
normalised to 50 Ω are shown in Table 4.1. The input was matched throughout all simulations (at
the fundamental frequency only) to the large-signal optimal impedance for maximum efficiency
(source-pull).
Using ideal tuners, fundamental load pull was then carried out at the output, sweeping input
power from 15 dBm to 30 dBm, for each harmonic termination condition. The load pull data was
then de-embedded to the CG plane, using the intrinsic waveforms provided by the transistor
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nonlinear model.
4.3.2 Load Modulation Trajectories
Figures 4.8–4.9 show a performance comparison for different load modulation trajectories for
modes -J, -B and -J* and the CG plane impedances for each trajectory. The theoretical equations
from Section 4.2.1 are also plot for comparison using RL,β=1 found from simulation. Both PAE
and gain are plotted for each of the selected load modulation trajectories to assess the efficiency
and the corresponding gain compression. The different load trajectories are selected with the
following objectives:
1. Trajectory 1 or T1 (red) : Maximise PAE with a fixed input drive level throughout the OPBO.
Three different input drive levels are considered: 30 dBm, 28 dBm and 26 dBm.
2. Trajectory 2 or T2 (green) : Maximise PAE with a variable input power level swept from 15
dBm to 30 dBm. For each input power point the load maximising PAE is selected.
3. Trajectory 3 or T3 (cyan) : Maximise gain with a variable input power level swept from 15
dBm to 30 dBm. For each input power point the load maximising gain is selected.
The three different trajectories have been selected to investigate different performance trade-
offs available in the design of load modulated system using HT PAs with reactive harmonic
impedance terminations. Points P, E1 and E2 have been annotated in Figures 4.8 and 4.9 to
highlight the performance the maximum power point, the maximum efficiency point and the
maximum efficiency point at 8 dB back-off, respectively.
T1 resembles the target optimal load trajectories for an outphasing PA (fixed drive level, large
compression) PA, while T1 and T2 are trajectories which could be the target for an ideal Doherty
or DLM PA (variable drive level, small compression).
4.3.3 Load Modulation Trajectories Analysis
First, it can be noted that for each harmonic termination a comparable maximum output power
and efficiency is achieved from saturation throughout the back-off range. As expected, the
optimal load modulation trajectories of PAs with δ = 0 result in a purely resistive optimal
load modulation, while for PAs with a reactive second harmonic impedance the optimal load
trajectories are complex.
Figure 4.9 indicates a close match between the predicted optimal load modulation trajectories
from (4.15) and T3 as it is the trajectory which guarantees waveform shapes closer to the
ideal waveform analysis. The predicted movement across design space can also be seen in T2
where small levels of gain compression are tolerated. The performance of T2 is higher than
T3 throughout the back-off range, confirming the advantage that small levels of compression
or clipping have on the efficiency even when the input drive is varied. For T1 where output
111
CHAPTER 4. LOAD MODULATION THEORY OF HARMONICALLY TUNED POWER
AMPLIFIERS
power back-off is equal to gain compression (irrespective of the input drive level), the optimal
fundamental load trajectory follows a different profile compared to T2 and T3. The reactance in
the fundamental load necessary to compensate for the reactive second harmonic is observed to
increase with back-off, confirming the observations in Section 4.2.3.
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FIGURE 4.10. Intrinsic PAE and PL,f0 load-pull contours for a fixed Z3f0 (cyan cross)
and different values of Z2f0 (cyan circles). Class-J reactive capacitive (a), class-B
short (c) and class-J* reactive inductive (e). Performance for every swept point, for
each case respectively in (b), (d) and (f).
4.3.4 Intrinsic Load-Pull Contours
Figure 4.10 shows the intrinsic fundamental load-pull and the resulting performance for class-B,
-J and -J* modes of operation at a fixed input drive level (27 dBm). On the load pull contours
the optimal impedances for power ZCG,f0,p and for PAE ZCG,f0,η are marked. The load trajectories
following the convex hull of the PL,f0 versus PAE profile are also plot; this trajectory largely
follows T1 previously defined, however, it also includes the practical requirement of exploiting
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FIGURE 4.11. PAE versus PL,f0 for an input power sweep for modes -J (a), -B (b) and
-J* (c) when the fundamental load is terminated in ZCG,f0,p and ZCG,f0,η.
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the maximum power capability of a given device. As it was shown in the previous section, in the
case of the harmonic short, the optimal fundamental loads are purely resistive, for the reactive
harmonics the optimal fundamental loads compensate for the second harmonic components with
a reactance of opposite sign. For a class-B PA the power and PAE contours are aligned while for
the -J and -J* modes the contours are offset but in opposite directions.
Each mode is capable of delivering the same maximum output power, as predicted by continu-
ous mode theory, however, the capability of each mode is quite different in terms of maximum
PAE, depending on whether the second harmonic is reactive or short. Not much difference is
recorded in terms of maximum and back-off efficiency performance if Z2 f0 is reactive inductive or
reactive capacitive.
Comparing the load-pull contours in Figure 4.10 it can be seen that when the harmonics are
reactive, the optimal impedances for PAE, ZCG,f0,η, and the optimal impedances for power, ZCG,f0,p
are widely separated from each other. In the harmonic short case, the PAE and PL,f0 contours are
closer together and therefore the distance (and the difference in performance) between ZCG,f0,η
and ZCG,f0,p is small. Considering the reactive second harmonic load conditions, the real part of
the optimal impedances for efficiency RCG,f0,η is approximately twice the optimal resistance for
output power RCG,f0,p. In the harmonic short case it is only 1.2 times the value. This is in line
with the theoretical results presented in [43].
In Figure 4.11 the difference in the behaviour of the PAs presenting the same second harmonic
but terminated in a different fundamental load, ZCG,f0,p and ZCG,f0,η, is evidenced performing a
simulated power sweep. In the reactive harmonic cases a ZCG,f0,η match provides approximately
2 dB less output power but over 10 percentage points efficiency improvement, compared to a
ZCG,f0,p match. Maximum PAE is greater than 75% in both the class-J and -J* cases.
The efficiency and gain profiles versus output power (for a PSOURCE sweep) are evidence
that the behaviour of the class-J and -J* PAs differ significantly depending on whether the
fundamental impedance is terminated in ZCG,f0,η or ZCG,f0,p. This shows that depending on the
fundamental loading, if the second harmonic is reactive, the PA mode can be adjusted from a
current source to a highly efficient switch mode. The same behaviour is not recorded for the
harmonic short case as the waveform shaping is constrained and the potential for efficiency
enhancement through the interaction with the knee appears to be greatly reduced.
4.4 Experimental Verification
Load-pull measurements on a packaged GaN device are performed to verify the optimal load
trajectories presented in the previous section. The load-pull is performed at a fixed compression
level (1 dB) to ensure a limited clipping on the current waveform.
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Figure 4.12: Toshiba load-pull set-up in Wireless Systems Laboratory (WSL) at the Kawasaki
Research and Development Centre in Tokyo, Japan.
4.4.1 Toshiba RDC Load Pull Set-Up
The measurements are carried out using Toshiba’s Research Development Centre’s passive
harmonic load/source-pull measurement system in Kawasaki, Japan1. The set-up which was
utilised for load-pull measurements is shown in Figure 4.12. The load-pull set up comprises
of multiple connected instruments controlled via a host laptop. The main instruments are the
passive multi-harmonic Focus load and source tuners at the input and output of the DUT. The
tuners are calibrated to the SMA connector plane. A Keysight E4438C signal generator feeds
the input of the DUT. Power available from the source, fundamental RF output power and
drain-source DC current are measured using digital power and current meters.
4.4.2 Fixed Gain Compression Measurements
The closed form equations for the optimal load modulation trajectories for continuous mode -B/J
are compared to pulsed load-pull characterisation measurements on a 25 W GaN High-electron-
mobility transistor (HEMT) device manufactured by Wolfspeed (CGH40025) previously presented
in [214].
The device is unmatched at the output but matched and stabilised at the input. The device is
characterised at 900 MHz and biased in class-B (Idsq = 12 mA) with a drain-source voltage of 28
1The measurements were planned and organised by the author but physically carried out by Atsushi Yamaoka and
Keiichi Yamaguchi from the PA team in the Wireless System Laboratory which are kindly acknowledged.
116
4.4. EXPERIMENTAL VERIFICATION
Figure 4.13: Load-pull power and efficiency contours (package plane) for the Wolfspeed GaN
HEMT CGH40025, with a class-J second harmonic termination.
V. The second harmonic only was controlled, with the third harmonic set to 50 Ω throughout the
measurements. A variable input drive was used to keep the device at a fixed gain compression
level (P1dB) throughout the fundamental load-pull. Measurements were carried out for different
second harmonic impedance terminations, corresponding to different values of δ in the continuous
class-B/J space. Power and efficiency contours at the package plane of the device for a class-J
second harmonic impedance, is shown in Figure 4.13, highlighting the optimal fundamental load
modulation trajectory.
The measured optimal fundamental load trajectories are plotted in Figure 4.14 after de-
embedding to the CG plane using the large-signal model for the device provided by the manu-
facturer. For comparison, the theoretical equations for the class-B/J optimal load modulation
trajectories with a fixed second harmonic Equation (4.15) are plotted for different values of δ [-1,
0, 1], using RL,δ=1 = 14Ω. The fundamental impedance points resulting in the highest measured
PAE are plotted for the three modes over an 8 dB output power dynamic range. A back-off PAE
greater than 50% was measured over the 8 dB output dynamic range for all cases of second
harmonic terminations, with the class-J exhibiting the highest performance with 65% PAE over
an 8 dB output dynamic range. The difference in measured performance can be attributed to
the device’s shunt drain-source capacitance which favours capacitive reactive second harmonic
impedance terminations. This is because for the same maximum |Γ| supported by of the load-pull
system, the J* second harmonic impedance termination at the CG plane will not be purely reactive
but have a real part. By enabling better waveform shaping, higher efficiency is achieved in modes
with an inductive fundamental impedance, such as class-J. The strength of this phenomenon was
not entirely predicted in the simulations.
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Measured Optimal Load Trajectory
for Class J
Measured Optimal Load Trajectory
for Class B (de-embedded)
Measured Optimal Load Trajectory
for Class J*
Optimal Load Trajectory
for Class J – Closed form equation
Optimal Load Trajectory
for Class J* – Closed form equation
Optimal Load Trajectory
for Class B – Closed form equation







Figure 4.14: Measured fundamental optimal load modulation impedance trajectories de-embedded
to the CG plane (markers) using a large-signal model and theoretical equations (dashed).
Additionally, the third harmonic is terminated at 50 ohms in all cases, and higher harmonics
are not controlled, which can contribute to the differences in measured performance among the
different modes. A good agreement between the proposed formulation in Equation (4.15) and the
measurements verifies this analysis as a good approximation for the load modulation trajectories
of PAs operated at small levels of gain compression.
4.5 Summary
The ideal load modulation for current source and switching continuous modes of operation PAs is
presented with closed form equations and validated with simulations and measurements on a
900 MHz GaN HEMT device operating at small compression levels.
From simulated results, it is shown that modes of operation with a short second harmonic
termination (δ = 0, ξ = 0), perform best when Doherty-like Load Modulation Mechanism 1 is
applied, with output power being modulated through both load and input power variation. This
characteristic makes these modes not ideal as branch amplifiers for outphasing systems.
Harmonically tuned PAs with a reactive second harmonic impedance produce the highest
efficiency when driven deep into compression. The simulations in Section 4.3.2 furthermore
confirm that at large values of back-off it is advantageous even for harmonically tuned PAs
to modulate both input drive and the load impedance to maintain gain (and PAE), i.e., it is
advantageous to use mixed-mode outphasing [135]. The optimal load modulation profiles for
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highly saturated PAs follow a convex curve in modes where δ= 1, ξ=−1 and concave curve when
δ=−1 and ξ= 1. Only the modes of operation which present δ= 0, ξ= 0 present a purely real
optimal fundamental load modulation. In the next section, some experiments will be carried out to
expand the measurements from PAs operating at small compression levels to PAs operating into











PRACTICAL LOAD MODULATION OF HARMONICALLY TUNED
POWER AMPLIFIERS
In the previous chapter, the intrinsic efficiency enhancement load modulation mechanism of
harmonically tuned and switching PA modes of operation was investigated. The load modulation
of PAs which present reactive fundamental and harmonic terminations at the CG plane was
analysed for idealised waveform shapes, mathematically defined. Simulations and measurements
on PAs operating at 1 dB compression have proved the validity of the approach. However, if the
largest efficiencies are to be achieved, the PAs have sometimes to be operated at compression
levels exceeding 1 dB. This is the case when utilising the outphasing efficiency enhancement
technique.
Analytical waveform analysis is meaningful when PAs are operating at small compression
levels and the waveforms are not heavily distorted. However, when deep compression occurs the
load modulation trajectories are affected by the specific knee interaction.
In this chapter, the impact of the harmonic terminations of PAs operating in deep saturation
is investigated with different experiments using the Toshiba Research and Development Centre
multi-harmonic load-pull capabilities described in Chapter 4.
5.1 Pre-Matched PA Design
A single branch PA is designed at a frequency of 900 MHz to evaluate the impact of the harmonic
terminations on PAs operated in deep saturation and in outphasing-like conditions. The PA
is designed at the intended frequency, with a class-B match at the fundamental frequency
but without terminating the harmonics, in order to control them during load-pull. The output
matching network is designed to provide a low transmission loss at the harmonic frequencies
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Figure 5.1: Set-up block diagram (a) and photograph of PA (b). Zf0 load-pull contours, outphasing
trajectories (T1, T2, T3) and Z2f0 and Z3f0 points presented at load plane A of the branch PA
during experiment (c).
achieved by a high-pass topology implementation (C1 and L2).
The PA has been designed around the Wolfspeed CGH40010F 10 Watt GaN also used for the
harmonic balance simulations in Chapter 4. A photograph and a simplified schematic of the PA is
shown in Figure 5.1 (a) and (b). The substrate used for the matching networks is 0.76 mm thick
Rogers Duroid 5880 low loss laminate.
The input is stabilised with a resistor-capacitor pair and a shunt resistor on the bias line.
Biasing is provided through a λ4 line terminated into large RF capacitor which also acts as a short
at 2 f0. No input matching is applied at the fundamental which consists of a 50 Ω transmission
line.
The output match is a compromise PAE and PL,f0 impedance point which results in a resistive
termination at the intrinsic CG plane of the device. The match is carried out using a lumped
L-section. The L-section is implemented with a 15 nH high-Q ceramic chip Coilcraft inductor and
a 10 pF high-Q Murata capacitor. A large high-current handling ferrite inductor (L1), terminated
by parallel RF and baseband decoupling capacitors, is used in the biasing network at the output.
The biasing network is incorporated and simulated during the design of the matching network.
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Figure 5.2: Schematic of the pre-matched PA including a photograph of the output matching
network and its measured s-parameters.
The PA is designed for a drain-source voltage supply of 28 V and a deep class-AB to -B quiescent
current (0-15 mA).
5.2 Impact of Harmonic Terminations
In this section extensive pulsed load-pull measurements on the GaN HEMT pre-matched branch
PA are presented, while operating in outphasing like conditions. All load-pull measurements are
carried out with a fixed input power and the PA operates at a variable compression level (up to 9
dB). The impact of tuning Z2f0 and Z3f0 on the back-off performance of the PA operating under
outphasing-like conditions is verified and quantified.
5.2.1 Experiment Set-Up
Figure 5.2 shows a schematic of the experimental set-up and measurements versus simulations
of the pre-matching network. Throughout the measurements, the source tuner presented to the
input of the PA a conjugate match. The different phase shifted outphasing-like fundamental load
trajectories, which would result from using an asymmetrical Chireix combiner, are presented to
the load plane of the PA, also referred throughout the rest of the chapter as plane A. The upper
branch outphasing load trajectory can be approximated as:
(5.1) ΓT(φ)=ΓOUT,1(φ)e jθT














Figure 5.3: DE, PL,f0 and PAE versus phase of Γ2f0 for Zf0 Point 1 (top), Zf0 Point 2 (middle) and
Zf0 Point 3 (bottom) from T1 on the left side. The corresponing Zf0 and Z3f0 (×) presented and
the optimal Z2f0 for PL,f0 (blue) and PAE (red) resulting from the sweep are annotated on the
Smithchart on the right side.
which is the conventional upper branch outphasing load trajectory [10]. RL is the load resistance,
Z0 is the characteristic impedance of the transmission line combiner. Varying θT has the effect of
rotating the Zf0 trajectory around the Smithchart.
To determine which outphasing trajectories to sweep, some initial load-pull measurements
were carried out with the aim of finding the high efficiency region of the PA. The Z2f0 and Z3f0
are load-pulled first at saturation (Zf0 = 50Ω). Once the optimal Z2f0 and Z3f0 are found and fixed
then a Zf0 load-pull is carried out. The phase-shifted outphasing trajectories are chosen such
as they would intersect the power load-pull contours within the high efficiency region of the
contours. Figure 5.1(c) shows the load pull contours of the single-branch PA with a fixed value
for Z2f0 and Z2f0 and three chosen phase-shifted outphasing trajectories. Different outphasing
load trajectories are considered in this experiment to account for the movement of the load-pull
contours for different values of harmonic terminations. Three different trajectories (T1, T2, T3)
crossing the high efficiency contours and intersecting the PL,f0 contours are also shown in Figure
5.1(c). For each Zf0 point from the outphasing trajectories, the phases of the second and third
harmonic reflection coefficients ∠Γ2f0 , ∠Γ3f0 are swept between 0 and 360
◦ while the magnitudes
|Γ2f0 |, |Γ3f0 | are fixed to 0.92 (the limit of the load-pull system).
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Figure 5.4: DE, PL,f0 and PAE versus phase of Γ2f0 for Zf0 Point 1 (top), Zf0 Point 2 (middle) and
Zf0 Point 3 (bottom) from T2 on the left side. The corresponing Zf0 and Z3f0 (×) presented and
the optimal Z2f0 for PL,f0 (blue) and PAE (red) resulting from the sweep are annotated on the
Smithchart on the right side.
The load-pull set-up utilised for the measurements is the same described in Chapter 4 and
shown in Figure 4.14. Gate bias, supply voltage and input power are constant throughout the
measurements with Idsq = 12 mA, VDS = 28 V and PSOURCE = 27 dBm.
5.2.2 Impact of Z2f0 Tuning
To verify the impact of Z2f0 tuning, ∠Γ3f0 is fixed throughout the first set of measurements. The
value of ∠Γ3f0 is chosen as in [206], to maximise efficiency at the peak power point, resulting in
∠Γ3f0 = 134◦.
The result of sweeping ∠Γ2f0 with Zf0 set to three different points from trajectories T1, T2,
T3, which correspond to different outphasing angles, can be seen in Figures 5.3, 5.4 and 5.5. Each
figure corresponds to one of the fundamental load trajectories from Figure 5.1(c). PAE, DE and
PL,f0 versus ∠Γ2f0 is demonstrated for the different load trajectories. Every sub-figure shows
the ∠Γ2f0 sweep with a different fundamental load point from the same trajectory. Next to each
sub-figure, a Smithchart is added for clarity, highlighting as well as the fundamental impedance
point, the optimal PAE, DE and PL,f0 ∠Γ2f0 points for each subfigure.
125






Figure 5.5: DE, PL,f0 and PAE versus phase of Γ2f0 for Zf0 Point 1 (top), Zf0 Point 2 (middle) and
Zf0 Point 3 (bottom) from T3 on the left side. The corresponing Zf0 and Z3f0 (×) presented and
the optimal Z2f0 for PL,f0 (blue) and PAE (red) resulting from the sweep are annotated on the
Smithchart on the right side.
A variation in power of 2 to 3 dB, and in efficiency (both PAE and DE) between 35 and
50 percentage points is found, with ∠Γ2f0 manipulation alone. The ∠Γ2f0 corresponding to the
maximum PAE, DE and PL,f0 points varies throughout each outphasing trajectory. This presents
an issue in the choice of a ∠Γ2f0 to obtain maximum efficiency for all OPBO levels. As OPBO
increases (points 3 in each trajectory), the optimal ∠Γ2f0 for DE gets closer to the optimal ∠Γ2f0
for PL,f0,max (points 1 in each trajectory). No trade-off is therefore inherently present between DE
at large OPBO levels and maximum PL,f0 , in this case, for the trajectories considered. However
variation in the optimal phase of the second harmonic Γ2f0 (∆∠Γ2f0) over PL,f0 , defined as the
difference in phase of the optimal Z2f0 from saturation to back-off, is not the same in each
trajectory.
Figure 5.6 presents a 3D plot of efficiency, output power and ∠Γ2f0 which highlights this
variation for the three trajectories considered. It is interesting to analyse the effect of the
difference in ∆∠Γ2f0 among the three trajectories considered. ∆∠Γ2f0 , from PL,f0,max to 10 dB
OPBO, is 100◦ for T1, 75◦ for T2 and drops to 25◦ for T3. A greater ∆∠Γ2f0 means a greater
difference in performance over PL,f0 for the same outphasing trajectory when ∠Γ2f0 is fixed to a
different value.
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Figure 5.6: 3D plot of DE, PL,f0 and ∠Γ2f0 on the top. Intensity plot of DE with PL,f0 on the x- and
phase of Γ2f0 on the y- axis for T1, T2, T3 on the bottom. Markers highlight the phase Γ2f0 with
highest DE over PL,f0 .
A comparison in the DE vs PL,f0 performance for the outphasing trajectories is shown in
Figure 5.7(a), 5.7(b) and 5.7(c). It should be noted all trajectories present close saturated and
back-off performance when Z2f0 is optimally tuned, with DE exceeding 70%, 60% and 50% at 6, 8
and 10 dB OPBO respectively. PAE is degraded at large OPBO levels as, in these measurements,
input drive is fixed, however, DE still provides a measure of the quality of the waveform shape
integrity. From the measurements it is possible to see circles of DE versus PL,f0 performance,
generated by the 360◦ sweep of ∠Γ2f0 , for each given fundamental impedance point. The shape
and size of the circles differ for each fundamental point. As the dimension of the circle, determines
the amount of performance variation for the given point, it is evident that the largest impact
is present at large OPBO levels. The performance for different fixed Z2f0 is highlighted for
comparison. The optimal values of Z2f0 for different OPBO levels are chosen for 0, 6 and 10 dB
OPBO. When ∠Γ2f0 is optimised for back-off DE (blue), an improvement in performance of 20,
15 and 10 percentage points at 10 dB OPBO is seen for T1, T2 and T3 respectively, compared to
when ∠Γ2f0 is optimised for saturation (red). For T1 and T2 a difference in performance between
the 6 and 10 dB optimised trajectories is noted, for T3 it is less significant.
The trajectory with the smallest ∆∠Γ2f0 (T3) presents the least severe trade-off between DE
at different OPBO levels. ∆∠Γ2f0 is identified as a metric to consider when choosing the harmonic
termination of the branch PAs of outphasing systems.
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Figure 5.7: DE vs PL,f0 for a sweep of the phase of Γ2f0 and for different Zf0 points from T1 (a), T2
(b) and T3 (c). Performance for three fixed Z2f0 optimised for 0 (red), 6 (green) and 10 (blue) dB
OPBO is marked.
5.2.3 Impact of Z3f0 Tuning
The impact of Z2f0 was investigated in the previous section with a fixed Z3f0 tuned for saturation.
In this section the impact of Z3f0 is investigated presenting the results of Z2f0 and Z3f0 load-pull
while fixing Zf0 to a point from T1. The performance in terms of DE, PAE and PL,f0 is presented
in Figure 5.8 for three Z2f0 conditions:
• Z2f0 fixed to the optimal value for PAE at point 1 (saturation) found in the previous section.
• Z2f0 fixed to the optimal value for PAE at point 2 (back-off) found in the previous section.
• Z2f0 fixed to a sub-optimal point.
As shown in Figure 5.8, when ∠Γ2f0 is set to one of the optimal values, the impact of ∠Γ3f0 is
small. If ∠Γ2f0 is set to the sub-optimal value there is a more significant variation in performance.
However, an overall degradation in performance is seen, if ∠Γ2f0 is set to a sub-optimal value,
compared to when the optimisation is performed with an optimal ∠Γ2f0 . The same trend was
evidenced by other measurements with different fundamental impedance points measured from
the same trajectory.
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Trajectory 1 - Point 2 - Second Harmonic optimised for Point 1
Trajectory 1 - Point 2 - Second Harmonic optimised for Point 3
Trajectory 1 - Point 2 - Sub-optimal Second Harmonic 
Figure 5.8: DE, PAE and PL,f0 versus phase of Γ3f0 for a Zf0 value (Point 2 from T1) and three
different values of phase of Γ2f0 optimised for DE at 0 dB OPBO (top), for DE at 6 dB (middle),
and a sub-optimal value (bottom). The corresponing Zf0 and Z2f0 (×) presented and the optimal
Z3f0 for PL,f0 (blue) and PAE (red) resulting from the sweep are annotated on the Smithchart on
the right side.
5.2.4 Harmonic Tuning of Mixed-Mode Outphasing
The previous experiment was mostly concerned with investigating the capability of the second
harmonic termination to shape the voltage and current waveforms for a fundamental loading
resembling outphasing operation. For the purpose of evaluating this, drain efficiency was used as
a performance metric.
In the pure-mode outphasing operation, the amplitude of the input signals to the PA branches
is constant and only the relative phase difference between the signals is varied. However, this
inevitably results in low values of PAE in the back-off because of the drop in gain. In the previous
experiment, as PAE linearly degraded with back-off level (PIN was constant) the impact of the
harmonic terminations was masked by the overall degradation in performance when analysing
the PAE vs PL,f0 profile. In practical systems a mixed amplitude and phase control approach
(mixed mode) is implemented, to mitigate the degradation in PAE occurring when the PA branches
are operating at very large compression levels.
In this experiment different phase shifted outphasing-like load trajectories T0, T−1, T−2 and
T−3 are presented at the output of the single-ended branch PA for three different input power
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levels, as shown in Figure 5.9. As in the previous experiment for each Zf0 point, the phase of Γ2f0
is swept between 0◦ and 360◦ while its magnitude is fixed to 0.92. The three PIN levels are: 27,
23 and 20 dBm.
A comparison of the PAE vs PL,f0 performance is shown in Figure 5.10 for all outphasing
trajectories and for all input power levels. The three different input drive levels are highlighted
in different colours. The convex hull of the PAE vs PL,f0 profile is also plot for each power level.
The advantage of mixed-mode outphasing is clearly evidenced with improvements of up to
5 dB in output power dynamic range and at least of 15 PAE percentage points from 6 to 10
dB OPBO, compared to pure-mode outphasing. Overall performance degrades from T0 to T−3
however with appropriate Z2f0 tuning, PAE remains above 40% and 36% for 8 and 10 dB OPBO
respectively. The optimal ∠Γ2f0 varies for the different drive levels however as input drive is
backed-off, the impact of second harmonic tuning becomes less significant as evidenced in Figure
5.10.
5.2.5 Limitations of Previous Experiments
Based on the previous experiment it is possible to make the following observations:
• In order to maximise the achievable back-off efficiency through the design of the outphasing
branch amplifiers, the fundamental load trajectory with the smallest ∆∠Γ2f0 between the
PL,f0,max point and the wanted OPBO point should be chosen as it is the trajectory which
will require the smallest compromise in performance. The ∠Γ2f0 can then be optimised for
the Zf0 impedance point corresponding to the wanted OPBO level.
• ∠Γ3f0 does not appear to have a significant impact on the performance of a highly saturated
branch amplifier operating under outphasing conditions as long as ∠Γ2f0 is appropriately
tuned.
The previous experiments present the following limitations:
• The arbitrary selection of the different outphasing fundamental load trajectories swept,
chosen based on the load-pull contours for a fixed second harmonic impedance termination
• Each trajectory was swept starting from a 50 Ω match
The PA was designed in simulation to be matched to a compromise PL,f0 /PAE point with a fixed
second harmonic termination. As the optimal fundamental impedance for power and efficiency
will change for different harmonic terminations, it would be logical to change as well as the
back-off efficiency points (which changes for each trajectory), also the fundamental match at
saturation, when assessing the different load trajectories. The experiments in the next section
will address these limitations.
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Figure 5.9: Photograph of the single-branch PA (a), Zf0 trajectories (T0, T−1, T−2 and T−3), Z2f0
and Z3f0 points presented at the load plane of the PA by the passive tuner (b). T1, T2 and T3
trajectories from the previous experiment are marked on the Smithchart with dashed lines.






































































Figure 5.10: The PAE vs PL,f0 for a sweep of Γ2f0 for T0 (a), T−1 (b), T−2 (c), T−3 (d) for PIN equal
to 27 (blue), 23 (red) and 20 (green) dBm.
5.3 Optimal Load Trajectories of Saturated PAs
To address the shortcomings from the previous experiment, more extensive Zf0 and Z2f0 load-pull
measurements are carried out. Figure 5.11(a) shows the potential for efficiency enhancement of
the single-branch PA over 12 dB PL,f0 with Zf0 and Z2f0 load-pull and a fixed input drive. The DE
and PAE performance for all swept impedance points is plotted and the convex hull of the profile
is traced, highlighting the peak power, peak efficiency points and the efficiencies at 6 and 8 dB
OPBO.
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Figure 5.11: Performance of pre-matched PA subject to Zf0 and Z2f0 load-pull (a) and variation in
optimal Z2f0 over PL,f0 for all swept impedance points (b).
Due to the parallel loss mechanisms in the transistor previously discussed, back-off DE is
degraded at >10 dB OPBO even with optimal fundamental and second harmonic impedance
tuning. Figure 5.11(b) shows that even when fundamental load-pull is carried out on a large
portion of the Smithchart at Zf0 and the phase of ∠Γ2f0 is swept, the optimal ∠Γ2f0 for DE of a
single-ended GaN PA increases from 50◦ to 250◦.
This experiment aims to build on the findings of the previous section and investigate ex-
perimentally the optimal Zf0 load trajectories for a highly saturated GaN PA, for different Z2f0
terminations. The optimal Zf0 load trajectories for fixed Z2f0 terminations are compared to the
real loading condition achievable with outphasing operation, for different output power back-off
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(OPBO) levels.
5.3.1 Experiment Overview and Set-Up
The experiment set-up is the same as the one presented in section 5.2.1. The PA, fed with a
pulsed single-tone (DC and RF pulsing 10 µs period and 10% duty cycle) at a constant power
level (27dBm), was load-pulled at Zf0 for 72 values of Γ2 f0 corresponding to |Γ2f0 | = 0.92, the
|Γ| limit of the set-up, and with ∠Γ2 f0 swept from 0◦ to 360◦ with 5◦ resolution. The matching
network, connectors and extrinsic device parasitic s-parameters were cascaded and used with the
nonlinear model of the device to de-embed the impedances presented during load-pull by the load
tuner, calibrated to the output of the PA, to its CG plane.
5.3.2 Optimal Load Trajectories with fixed Z2f0
The optimal fundamental load trajectories for three different ∠Γ2f0 = [20◦;100◦;260◦] at plane
A, are shown in Figure 5.12(a). The different values of ∠Γ2f0 respectively correspond to a short,
a capacitive reactive and inductive reactive impedance, when de-embedding to the CG plane of
the device. The respective performance for the three trajectories is shown in Figure 5.12(b). The
optimal Zf0 trajectories with a fixed Z2f0 are defined as the load trajectories which, starting from
the maximum PL,f0 point, Zf0,p, pass through the optimal DE point Zf0,η and follow the convex
hull of the DE vs PL,f0 profile, resulting from Zf0 load-pull.
The first finding evident from Figures 5.12(a) and 5.12(b) is that, following the optimal Zf0
load trajectory with a fixed Z2f0 , a DE > 50% at 10 dB OPBO can be maintained for a range of
160◦ of Γ2 f0 . Additionally, it is noted that an even larger region of efficiency exists as DE > 40%
at 10 dB OPBO can be maintained over 260◦ ∠Γ2 f0 . As Γ2 f0 approaches an intrinsic CG short, DE
at OPBO progressively degrades, and the DE vs PL,f0 profile changes substantially as evidenced
in Figure 5.12(b).
Within the high efficiency region for 100◦ ≤Γ2 f0 ≤ 260◦, DE at 10 dB OPBO is > 50%, however
a degradation of 1 dB in PL,f0 is present moving from Γ2 f0 = 100◦ to Γ2 f0 = 260◦. The continuity of
modes of operation presented in Chapter 2 reflects the possibility of obtaining quasi-identical PL,f0
for a range of different Z2f0 conditions. This concept was applied to PAs operating in switch-mode
operation as well.
The results presented in this chapter demonstrate that through a continuum of switch-mode
of operation conditions, which correspond to different Γ2 f0 , high DE can be achieved over a 10 dB
PL,f0 dynamic range, once the PA is highly saturated.
As the input power is fixed during load-pull, performance in terms of DE is presented in this
chapter; however, it is expected that with a mixed-mode approach PAE would also be restored
improving the overall system gain, as shown in the Section 5.2.4.
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(b)
Figure 5.12: Optimal fundamental load trajectories for Γ2f0 = 100◦ (green), Γ2f0 = 260◦ (red) and
Γ2f0 = 20◦ (blue) and a fixed Z3f0 (cyan) highlighting the region of the smithchart for Z2f0 high
efficiency (yellow), medium efficiency (green) and low efficiency (blue) (a). DE vs PL,f0 performance
of the optimal fundamental load trajectories, for the Γ2f0 cases considered (b).
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FIGURE 5.13. PL,f0 and PAE load-pull contours, optimal Zf0 and outphasing load trajec-
tories optimised for 6 dB (a) and 10 dB OPBO (b) with ∠Γ2f0 = 100◦.
5.3.3 Outphasing Load Trajectories
It was seen that when Zf0 follows the optimal fundamental load trajectory and Z2f0 is fixed to a
value chosen from the high efficiency region of Figure 5.12(a), DE can be kept high over a large
output power dynamic range. It is impossible during outphasing operation for the active loading
seen by the upper and lower amplifier branches to perfectly follow the fundamental optimal load
trajectory if both amplifiers are presented with the same Z2f0 .
During outphasing operation, the two branch PAs are loaded identically only for two values
of outphasing angle, which correspond to the intersection of their upper and lower outphasing
load trajectories. These two impedances are ideally the peak power impedance point, and the
peak efficiency impedance point at the wanted OPBO. Once these points are selected from the
optimal load trajectory, determined by load-pull data for the chosen Z2f0 , the combiner can
be designed accordingly [157]. The performance of the system can then be ensured at these
two points, however, the performance of the system throughout all other states of outphasing
operation is not guaranteed. The performance between these two points will depend on the shape
of the load-pull contours and the load trajectories of the amplifier.
It is possible to extract the performance of the outphasing PA for a chosen Z2f0 and OPBO,
by extracting the peak power impedance point Zf0,p and the peak efficiency impedance point
Zf0,η,OPBO from the load pull contours first and use it into the black box combiner design equations
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Figure 5.14: DE vs PL,f0 for different outphasing load trajectories for Γ2f0 = 100◦ (a), Γ2f0 = 180◦
(b), Γ2f0 = 260◦ (c).
[157], to calculate the Z-matrix of the combiner. The black box equations become:
(5.3) Z11 =
Zf0,η,OPBO −Zf0,p
1+ e j2θ1 +Zf0,p
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FIGURE 5.15. Variation of optimal ∠Γ2f0 for outphasing upper branch (a) and lower
branch (b) trajectories optimised for 6 dB OPBO with ∠Γ2f0 = 100◦.
(5.4) Z12 = 12(Zf0,p −Zf0,η,OPBO)sec(θ1)
(5.5) Z22 =
Zf0,p −Zf0,η,OPBO
1+ e j2θ1 +Zf0,η,OPBO
The complete outphasing load trajectories can be determined approximating the PA branches as
voltage sources with the two-port combiner found from (5.3)-(5.5). The outphasing trajectories
and each respective performance are extracted for two outphasing systems designed for an OPBO
of 6 and of 10 dB, comparing three different values of second harmonic termination in each case.
The values of Γ2f0 are selected from the high-efficiency range of values found in Section 5.3.2. The
performance of the upper branch PA only is used for simplicity to approximate system DE.
The outphasing load trajectories for 6 and 10 dB OPBO for one of the selected second harmonic
terminations (∠Γ2f0 = 100◦) are shown in Figures 5.14(a) and 5.14(b) respectively. It can be seen
that the upper and lower outphasing load trajectories, which cut through the power contours of
the device, are identical only at peak power Zf0,p and peak back-off efficiency Zf0,η,OPBO impedance
points. The larger is the chosen OPBO level the further the loading trajectories deviate from the
optimal Zf0 trajectory. In Figure 5.14 the performance of the 6 dB and 10 dB optimised outphasing
systems, with a static Z2f0 , is compared to the performance of the optimal Zf0 trajectory (for
the same Z2f0) and to that of the 10 dB optimised outphasing system with optimal (dynamic)
Z2f0 tuning for each fundamental impedance point of the trajectory. As expected, the trajectories
optimised for 6 dB OPBO present a DE closer to the optimal Zf0 case at small OPBO levels, with
the DE quickly dropping off at larger OPBO. Conversely, when optimised for 10 dB OPBO, the
efficiency of the system is lower at smaller OPBO levels, due to the greater deviation of the load
trajectories from the optimal Zf0 point. The performance of the outphasing system with optimised
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Z2f0 outperforms all cases. Tuning of Z2f0 restores the maximum PL,f0 capability of the device for
each case considered.
In Figures 5.15(a) and 5.15(b), the regions of optimal DE for upper and lower branch out-
phasing trajectories are respectively shown. Due to the different shapes of the upper and lower
outphasing trajectories, the Z2f0 high-efficiency region shifts and moves in opposite directions.
This effect would be even more pronounced for outphasing systems optimised for larger OPBO,
due to the greater difference in the loading of the two PA branches throughout the outphasing
range.
5.4 Intrinsic Analysis with Continuous class-F−1
The study of the fundamental outphasing load trajectories and resulting optimal Z2f0 analysed
at plane A in Section 5.2 and 5.3 is crucial to determine empirical strategies for the design of
outphasing branch amplifiers as well as understand the benefit of the dynamic control of the
harmonic impedance terminations.
However, to gain an insight of the mechanics and the reasons for the trends identified in the
previous section, the waveform shaping of the branch PAs needs to be considered at the intrinsic
CG plane as well. The s-parameters of the OMN and SMA connector of the branch PA used
for the experiments were measured and used with a nonlinear model of the packaged device to
de-embed five different outphasing load trajectories swept and the corresponding optimal second
harmonic terminations experimentally found in 5.2. For the linear de-embedding from plane A to
the package plane:
(5.6) ΓCG(φ)= S11 +
(S21)2ΓT
1−S22ΓT
is used, where S11, S12 and S22 are the resulting cascaded s-parameters and ΓT is the reflection
coefficient of the outphasing trajectory at plane A.
When highly saturated and presented with a variable load, GaN HEMT PAs operate as
voltage sources with the current waveform becoming a function of the load impedance [10].
Continuous F−1 mode assumes the voltage waveform is a second harmonic enhanced wave and
the current, varies in response to a change in the load (or input drive). The optimal second
harmonic termination also varies throughout the continuous F−1 design space while the third
harmonic is fixed to a short for all design space values. These assumptions are consistent with
the heavy overdrive condition which the PAs are subject to during outphasing operation and are
in agreement with the results from the previous experiments.
As this mode of operation fits well the behaviour of outphasing branch PAs, the closed form
equations for the continuous F−1 CG admittances are tested to predict the optimal Y2f0,CG for
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Figure 5.16: A comparison between the intrinsic de-embedded optimal Z2f0 and the theoretical
optimal Z2f0 from continuous class-F
−1 theory for five different outphasing trajectories with a
fixed Z3f0 .
The continuous class-F−1 fundamental and harmonic admittances are used from Section 2:
(5.7) YC.F−1,f0,CG =G1 + jB1 =GL
p
2 Ids, f0 + jGL
p
2 IDSξ
(5.8) YC.F−1,2f0,CG =− jB2 =− j2GL(Ids,f0 + Ids,3f0)ξ
(5.9) YC.F−1,3f0,CG =∞
where IDS = 0.37, Ids,f0 = 0.43, Ids,2f0 = 0, Ids,3f0 = 0.06 and GL = 1RL . ξ is the design space value
corresponding to the ratio B1G1 . The design space value ξOUT(φ) can be determined for each point of
the outphasing trajectory equating (5.7) to the outphasing de-embedded CG plane fundamental
admittance. ξOUT(φ) can then be used to calculate the theoretical optimum second harmonic
susceptance for each point of the outphasing trajectory, using (5.8).
A comparison between the measurements de-embedded and the theoretical predictions of the
optimal second harmonic admittances is presented in Figure 5.16, showing a close fit. In some
of the trajectories the de-embedded Yf0,CG presents a
B1
G1
ratio which exceeds the conventional
boundaries [-1,1] set on the design space. The equations are shown to still provide a good
approximation for the optimal Y2f0,CG. This can be explained as the boundaries on ξ were
previously introduced so that all waveforms meet the zero grazing condition. In this case instead,
as the PA operates deep into compression, the equations are used to find the Y2f0,CG which
maintains the continuous class-F−1 B1B2 relationship, ensuring a small voltage and current overlap
and predicting correctly the experimental optimal Y2f0,CG.
5.5 Summary
In this section, the practical load modulation trajectories of harmonically tuned PA modes of
operation is considered. The significance of Z2f0 tuning on the back-off performance of highly
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saturated PAs has been demonstrated through extensive load-pull measurement on a 900 MHz 10
Watt GaN HEMT pre-matched PA. A variation of up to 3 dB in PL,f0 and of 50 percentage points
DE is recorded with Z2f0 phase manipulation alone. Improvement in performance between 10
and 20 percentage points in DE is demonstrated with new Z2f0 optimisation strategies compared
to harmonic terminations optimised for efficiency at peak power.
The optimal load trajectories over output power, of a GaN HEMT PA operating in deep
saturation and with a fixed Z2f0 are investigated. A wide Z2f0 high-efficiency region corresponding
to large inductive and capacitive intrinsic loading is demonstrated. A simple way to extract
outphasing performance from load-pull contours using black box design equations is shown and
used to demonstrate the significance of Z2f0 tuning when the PA is presented with real suboptimal
outphasing trajectories. This presents a clear case for dynamic tuning of second harmonic
impedances in load-modulated systems to maximise bandwidth or the back-off operation.
A method using continuous class-F−1 closed-form equations is finally shown to predict the
optimal CG Y2f0 for different OPBO levels in highly saturated PAs, finding close agreement with
measured results. This could lead in the future to simplified optimisation techniques based on
simple equations.
In the next section, a comprehensive design methodology is proposed to utilise HT PAs as
branch amplifiers for outphasing systems and a real prototype is presented based on class-J
amplifiers. A comparison will then be carried out with an outphasing system using PAs operating










OUTPHASING SYSTEM DESIGN: EXPLOITING HARMONICALLY
TUNED PAS
6.1 Linking Component and System Level Design
In this chapter, the findings on the optimal load modulation trajectories of HT PAs are applied to
the design of an outphasing system. The reactive loading of an outphasing system, with lossless
quarter-waveform combining, was already studied in Chapter 3.
In the previous literature the efficiency of outphasing systems was assumed to be propor-
tional to the power factor of the combiner [10, 111, 141]. The conventional theory proposed that
maximising the power factor of the combiner would maximise the efficiency of the outphasing
system, regardless of the type of PA which was utilised for the branch amplifiers. Maximisation
of power factor can be done by using series reactances or shunt susceptances in the combiner,
cancelling out the reactive loading at two points in the outphasing output power dynamic range.
However, the specific design of the branch PAs has a significant impact on the maximum back-off
efficiency capabilities of the outphasing system.
The approach proposed in this chapter is an a priori design of the branch amplifiers which
favours the complex outphasing loading trajectories and allows an optimal power utilisation of
the device. The combiner will not be used to cancel out the reactance at a given point but rather
to provide the appropriate phase shift so that the optimal load modulation trajectory is followed
as closely as possible throughout outphasing operation, at the CG plane of both PA branches.
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6.2 Outphasing Design Strategy
Multiple fundamental and harmonic impedance solutions achieve comparable high-efficiency at
the maximum rated power for a given device. However, both back-off performances and optimal
load modulation trajectories differ for each of these solutions. For this reason, a methodology
is proposed to maximise both the back-off efficiency and maximum output power capability
through an a priori selection of the amplifier’s mode of operation and design space value. The
methodology aims not only to achieve high efficiency over a wide back-off range but also to exploit
the maximum output power capabilities of a given device.
The following steps are proposed for the design method:
Step 1: Determine the desired maximum output power of the outphasing system
Pmax and the frequency of operation fc. This will determine the choice of the technology and
of the required size for the devices.
Step 2: Estimate a value for Cds and package parasitics. To ensure that the appropriate
harmonic impedances are presented at the CG plane of each transistor, it is necessary to estimate
the drain-source capacitance and the package parasitics. If the nonlinear model of the used device
provides access to the current and voltage intrinsic waveforms, the fundamental components of
these waveforms can also be used to determine the impedances at the CG plane.
Step 3: Estimate the optimal class-B fundamental resistance RL,β=1 at the CG plane
of the device. An initial estimation can be made observing the I-V curves. For better accuracy,
a simulated test set-up such as in Figure 4.7 should be used. After stabilising the device, the
transistor should be matched at the input to the complex conjugate of its input impedance at
the chosen power level. While ensuring that a short circuit is presented to the second and third
harmonic at the CG plane, the fundamental load impedance should be swept for maximum power.
This process should be repeated for multiple input power levels to maximise gain at the maximum
saturated power.
Step 4: Select the continuous mode of operation, design space value (δ, ξ) and de-
termine the value of the required second harmonic impedance terminations for the
upper and lower branch amplifiers. The continuous mode of operation will determine the
placement of the third harmonic and the shape of the optimal load trajectory for efficiency. When
driven hard into saturation all continuous modes considered in the previous chapters (-B/J, -F and
-F−1) present high values of efficiency throughout a large back-off range. The choice of the specific
continuous mode of operation (-B/J, -F, -F−1) therefore is not the most critical factor in the design
of outphasing systems. On the other hand, the choice of the design space within the continuous
mode of operation is essential: for values of |δ| > 0.8 (B/J and F) and |ξ| < 0.2 (F−1) a large second
harmonic impedance is present, which can compensate for the outphasing reactive loading. The
choice of mode of operation will determine the fundamental impedance corresponding to the
maximum power of the outphasing system. An advantage in using harmonically tuned power
amplifiers when compared to continuous mode class-E PAs is the higher power capabilities of
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these modes of operation, generally in the order of 1-2 dB. The choice of the harmonically tuned
mode of operation will limit the maximum reachable efficiency at saturation but not in the
back-off. This is because the PA will inherently transition throughout the outphasing operation
into a switch-mode of operation. It should be also noted that convex and concave optimal load
trajectories are observed for conjugate modes of operation such as J and J*. An advantage can be
found if different values of design space (δ, ξ) are applied in the design of the upper and lower
branch amplifiers which will then present different harmonic terminations [17]. Once the values
of the design space are found, the intrinsic second harmonic termination can be calculated by
using the design equations (2.65), (2.66), (2.74), (2.75), (2.77) and (2.78).
Step 5: Select the bias level of the upper and lower branch amplifiers. The bias can
be selected once the mode of operation is chosen. For B/J modes the transistor is biased at
pinch-off to reduce the third harmonic component from the current waveform. Class-AB biasing
is preferred for class-F and a biasing closer to class-A for F−1 modes, as the harmonics in the
current waveform are more suitable for the required waveform shaping. Note that the choice of
the design space value within a particular continuous mode should not greatly affect the choice
of biasing (δ, ξ).
Step 6: Find points ZCG,f0,p, ZCG,f0,η and ZCG,f0,η,OPBO for the chosen harmonic termina-
tion environment. This can be achieved by load pulling the device at the overdriven input power
level selected [Step 4]. If different values of (δ, ξ) were selected for the lower and upper branches,
the points ZCG,f0,p, ZCG,f0,η and ZCG,f0,η,OPBO will be different for the two branches. Transform the
required impedances to the package plane of the PA, in order to find points ZPKG,f0,p, ZPKG,f0η and
ZPKG,f0,η,OPBO. The calculated impedances can also be verified with harmonic balance nonlinear
load-pull simulations if an accurate nonlinear model for the device is available.
Step 7: Design the branch amplifiers’ output matching networks. The matching net-
works should be designed so that the input impedance of each network is, at the fundamental
frequency ZPKG,f0,p [Step 6], and at the second and third harmonics the impedance points found
in [Step 4].
Step 8: Design an ideal Chireix combiner so that the CG plane trajectories of the
lower and upper outphasing branches intersect at points ZPKG,f0p and ZPKG,f0η,OPBO,
passing through the high efficiency point ZPKG,f0,η. If the same value of δ or ξ is used for
both branches, it will not be possible to simultaneously meet this condition for both branches.
Step 9: Transform the ideal combiner into a realizable lumped or distributed cir-
cuit using optimisation techniques or one of the design techniques shown in [146]. It
should be noted that to additionally reduce size and losses in the output network, [Step 7] and
[Step 8] can be combined utilising the Chalmers black box technique [78]. In the next section, the
methodology will be put into practice with the design of an outphasing system, based on class-B/J
branch PAs with values of δ= 1, and will be compared to a conventional outphasing system based
on class-F branch PAs (δ= 0).
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FIGURE 6.1. Schematic of fabricated class-J PA. Dimensions of the transmission lines
follow as widths mm /lengths mm: TL1 = 1.7/2, TL2 = 1.7/1 TL3 = 3.9/26.8, TL4 =
1.7/17.8, TL5 = 1/51.8, TL6 = 1.7/2.4, TL7 = 4.1/4.6, TL8 = 4.1/4.6, TL9 = 2.5/2.7,
TL10 = 1.1/16.5, TL11 = 1/51.8, TL12 = 1.7/4.9, TL13 = 5.9/13.8, TL14 = 1.7/5, TL15
= 1.7/5. Component values are: C1, C2, C6, C9 = 100 pF, C3, C7 = 1 nF, C4, C9 = 10
nF, C5 = 5 pF, R1 = 39 Ohms.
6.3 Branch Amplifier Design
A target maximum output power of 25 Watts is set (Pmax) at a centre frequency of 900 MHz ( fc)
for the proof of concept design example [Step 1]. The Wolfspeed CGH40010F 10-W GaN HEMT is
selected based on the results from Section 4.3.1, demonstrating the device is capable of delivering
up to 15 Watts output power at the frequency of interest. Additionally, the nonlinear device
model provided by the manufacturer allows direct access to the intrinsic CG current and voltage
waveforms.
The simulation results presented in Chapter 4 are used as an aid to the design of the
outphasing system. A model for the package parasitics and drain-source capacitance (Cds = 1.2
pF), previously published in [69], is used to find the impedance terminations required at the
PKG plane of the transistor to achieve a second and third harmonic short. The CG harmonic
impedances are also verified using the intrinsic current and voltage waveforms from the nonlinear
model [Step 2].
The amplifier is stabilised at the input and in this case matched to the large-signal optimal
impedance for efficiency which was found through simulated source-pull. With a short presented
at both harmonics, a fundamental load-pull is carried out and RL = 22Ω for a Pin = 30 dBm [Step
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Simulated PAE Class J Branch PA
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Figure 6.2: PAE, gain versus output power of the single-ended class-J (simulations and measure-
ments) and class-F (simulations) PAs loaded with 50 Ω.
3] is found. Pin = 30 dBm can be decreased to 28 dBm without any significant change in PL,f0 .
The -B/J continuous mode has been chosen for this example and a value of design space
δ= 1 (class-J) was selected for both upper and lower branch PAs. This choice is motivated by the
simplicity of the class-J circuit design approach compared to other switch-mode of operation PAs
and by the scalability of the method at higher frequencies of operation. The second harmonic
impedance termination can then be calculated at the CG plane Z2f0,CG =− j25.9Ω and transformed
to the package Z2f0,PKG =− j41Ω. The same method applies to the third harmonic, short at the
CG plane, but resulting in Z3f0,PKG =− j6.9Ω at the package [Step 4].
Biasing is set at pinch off with VGS = −3.05 V, throughout the simulations on the class-J
single branch PA [Step 5].
The simulated load pull and resulting optimal load trajectory for a fixed drive level are used
to find the target impedances for the design of the output matching network of the J-J outphasing
system’s branch amplifier. As upper and lower branch amplifiers are designed with the same
value of design space, it will not be possible to present at the CG plane of both their optimal load
trajectory throughout the outphasing complex load modulation. However, this solution appeared
as the most practical to apply the proposed methodology for the first time. The matching network
of the class-J PA is designed for a compromise impedance, between points ZPKG,f0,p and ZPKG,f0,η
[Step 6].
The matching topology implemented consists of an open stub and stepped impedance trans-
former to control the fundamental and second harmonic impedance terminations [65]. The layout
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Figure 6.3: Block diagram of proposed J-J outphasing system exploting the reactive harmonic
terminations to improve back-off efficiency.
is optimised in NI AWR Axiem and ADS Momentum electromagnetic simulators to minimise the
insertion loss in the desired frequency band. The schematic and a photograph of the class-J PA is
shown in Figure 6.1.
Another outphasing system is designed, based on the design methodology, this time choosing
a value of δ = 0 for a continuous class-F mode of operation. A class-F PA is implemented as
theoretically more efficient than a class-B PA [54]. A similar matching topology to the class-J
PA is implemented for the class-F PA, using an additional double balanced open stub to control
the third harmonic termination. The simulated PAE and gain for the class-F and class-J branch
amplifiers are showed in Figure 6.2, demonstrating very close performance both in terms of
efficiency and gain. In order to verify the simulated results, the class-J PA circuit only was
fabricated on Rogers 4350 substrate (0.762 mm thickness) with εr = 3.48 and tanδ= 0.0037. Its
measured performance for 50 Ω loading is compared to the simulations of both PAs in Figure 6.2,
finding close agreement. The class-J PA achieves over 14.5 dB small-signal gain and delivers in
excess of 40.5 dBm fundamental output power with 70% PAE at its P2dB compression point [Step
7].
A small difference between the measured and simulated gain for the class-J PA is observed
although it does not impact the PAE predictions. Once the single-ended class-J and -F PAs have
been designed and their performance compared, the next step is to integrate the branches into a
complete outphasing system.
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(a) (b)
Figure 6.4: Impedances at combiner (plane A), package (plane B) and current generator plane
(plane C) of the outphasing system designed with class-F amplifiers (a) and class-J amplifiers (b)
for an outphasing angle sweep.
6.4 Outphasing Systems Comparison
A block diagram of the J-J outphasing system can be seen in Figure 6.3 where it is possible to
notice the building blocks of a generic active load-modulated system. A description of blocks 2-5
is given in the previous section. The signal component generation and separation (block 1) is
assumed to be external to the outphasing system.
Block 6 in Figure 6.3 shows the ideal implementation used for the design of the Chireix
outphasing combiner. By controlling the electrical lengths of the series transmission lines, as well
as the values of the capacitor Ccomp and the inductor Lcomp, it is possible to control the values of
the reactances presented to each of the PA branches as well as the phase shift between them. The
branch amplifiers have been designed to operate in a 50 Ω load. The aim of the combiner network
is thus to present to each branch an impedance close to 50 Ω when the outphasing system is
operating in-phase (peak power). Additionally, the network should introduce the appropriate
phase shift between the two PA branches so that the load seen by the amplifiers, dynamically
varying with outphasing angle, follows the wanted high-efficiency trajectory throughout the
back-off.
In the design of the combiner, the compensating elements have been empirically tuned to
obtain the closest possible match with the wanted load trajectory for both the lower and upper
amplifier branches [Step 8].
Once the values of the ideal compensating elements are found, they can be transformed into
real distributed elements as shown in [78] and [146]. The lumped elements were transformed
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Lower Branch J-J Ouphasing
Upper Branch J-J Ouphasing
Upper Branch F-F Ouphasing
Lower Branch F-F Ouphasing
(b)
Figure 6.5: Simulated PAE and gain of outphasing system when implemented with class-F and
class-J PAs (a), lower and upper branch amplifiers efficiencies for both systems (b).
to distributed transmission lines by using open circuit stubs in both branches for the J-J and
F-F outphasing systems, in order to avoid the effect of the parasitics and tolerances of lumped
components [Step 9].
The resulting simulated impedance trajectories at planes A, B and C for the two cases
are shown in Figures 6.4(a) and 6.4(b), after EM optimisation of the layouts of the combining
networks for both J-J and F-F outphasing systems. These plots show the impedance trajectories
that designers working at the CG plane, package plane or with pre-matched amplifiers would
target when implementing an outphasing combiner. From the load plane to the CG plane the
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Vf0 Single-Ended J PA
If0 Lower Branch
If0 Upper Branch
If0 Single-Ended J PA
Decreasing If0
Peak Power8 dB back-off
Constant Vf0
Figure 6.6: Simulated lower and upper branch amplifier voltage and current fundamental
components for J-J outphasing system and single-ended class-J PA.
trajectories rotate clockwise. While the trajectories at the combiner and package plane do not
hold much value, it is interesting to consider the trajectories at the CG plane.
As derived analytically and demonstrated on a single-ended PA with passive load tuning in
in the previous chapter, the CG trajectories resulting from the design of an outphasing system
for the two cases differ significantly. Focusing on the CG plane, the trajectories of the F-F system
follow the conventional outphasing curves. The upper and lower branch PAs experience a complex
inductive and capacitive load modulation respectively.
On the other hand, the J-J CG plane trajectories for both amplifier branches remain in the
inductive side of the Smithchart over the entire back-off range considered and are not centred
around the real axis. The reactance introduced in the combiner is used to squeeze the load
trajectories closer to the optimal load trajectories of the PAs.
In Figure 6.5(a), a simulated PAE/gain vs output power comparison between the two outphas-
ing systems is shown 2. As expected, the outphasing systems present a comparable performance
at saturation both in terms of efficiency and of output power. However, in the back-off, the
efficiency of the J-J outphasing system shows a significant improvement when compared to the
F-F system. This improvement can be attributed to the effect that a reactive second harmonic
termination has, shaping the current and voltage waveforms when high knee voltage interaction
occurs. In Figure 6.5(b) the efficiencies of the upper and lower branch amplifiers for both J-J
and F-F outphasing systems can also be observed. The efficiencies of the two branches follow
similar profiles in both systems with the J-J branches perfoming better than the F-F in the
2The improvement of 20 percentage points refers to the increase in PAE from 40% to 60% from the F-F to the J-J
system.
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Figure 6.7: Current and voltage waveforms at the device’s CG plane for the J-J outphasing lower
branch (a) and upper branch (b), for different outphasing angles corresponding to different OPBO
levels.
back-off. In the J-J outphasing case, the efficiency of the lower branch amplifier is higher than
that of the upper branch throughout the back-off, due to the convex class-J optimal load trajectory
closer match with the convex outphasing lower branch loading. The behaviour of the J-J system
can be analysed through Figures 6.6-6.7, showing the lower and upper branch PAs’ CG plane
current/voltage fundamental components and time-domain waveforms, over a 9 dB output power
back-off.
Figure 6.6 shows the principle of operation of the outphasing system. As the outphasing
angle increases and output power decreases, the voltage fundamental component can be seen to
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remain (almost) constant, while the current fundamental component decreases. The increase in
the fundamental component of the voltage waveforms at small levels of back-off can be attributed
to a transition from a class-J to an increasingly switch mode class-E with a finite number of
harmonics, once the PA is heavily overdriven. This process corresponds to the transition of the
instantaneous loading from the high power point ZCG,f0,p to the high-efficiency point ZG,f0,η. The
fundamental V and I components of the single-ended class-J branch PA, operating in a 50 Ω load
versus output power, have also been included, highlighting the different operating principles.
As opposed to the outphasing system, in the single-ended PA, both the fundamental voltage
and current components increase proportionally with input drive, in this way controlling the
output power delivered to the load. From the time-domain waveforms in Figures 6.7(a) and 6.7(b),
it can be observed that the current waveform drops and shifts in time due to the variation in
the reactive instantaneous loading, as the outphasing angle is increased. The reactive loading
does not cause additional power dissipation due to the compensation of the second harmonic
termination.
6.5 System Implementation and Experimental Validation
A J-J outphasing amplifier demonstrator was built to experimentally validate the simulated
results. The outphasing amplifier is realised on Rogers 4350 substrate and mounted on a brass
fixture. A photograph of the manufactured outphasing PA is shown in Figure 6.8(a).
The PA is tested using two RF phase coherent sources generated by a R&S ZVA40 VNA. The
VNA is controlled via GPIB, through a Matlab script running on a host laptop. The outputs from
the two ports of the VNA are amplified by two 3-W Mini-Circuit ZHL-1000 linear drivers and fed
into the outphasing PA. A digital Keysight DC supply unit measures the currents drawn by the
two branch amplifiers. Output power is measured after an attenuator and low-pass filter using a
Keysight power meter E4419B EPM. A photograph and a block diagram of the setup 1 is shown
in Figure 6.8(b).
6.5.1 CW System Performance
Continuous Wave (CW) measurements are carried out by varying both the amplitude and
relative phases of the two CW branch PA inputs. Both PA branches are supplied with 28 V and
Idsq = 13mA. Figure 6.9(a) shows a comparison of simulated and measured PAE vs. output power
at the nominal 900 MHz operating frequency. It can be seen that the compression characteristics
at the upper 4 dB of operation do not exactly match between the model and measured result, but
overall there is an agreement between measurement and simulation. Similarly, the measured and
simulated drain currents versus output power, shown in Figure 6.9(b), present good agreement.
1The set-up was developed and the experiment carried in Boulder, Colorado as part of a collaboration with the
University of Colorado-Boulder.
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(a)
(b)
Figure 6.8: Photograph of the fabricated J-J outphasing amplifier (a) and of the measurement
set-up utilised to test the proposed J-J outphasing system (b).
The lower branch PA has been proved to be more efficient throughout the outphasing range,
confirming the theoretical assumptions and the findings from simulations.
Figure 6.10 shows CW 900 MHz efficiency and gain measurements in which the input power
is stepped from 24.5 to 30.5 dBm and the outphasing angle is swept from −14◦ to 70◦. A PAE of
76% is measured at saturation, while the outphasing system delivers 44.6 dBm with the branch
PAs driven with 30.5 dBm. Using pure-mode outphasing, over 55% PAE is achieved for 6 dB
back-off. With mixed mode outphasing, PAE can be further improved and kept greater than 60%
for an output power back-off range of 8 dB.
The measured results are compared with the state of the art in Table 6.1. The higher absolute
efficiency performance recorded by the J-J system can be attributed to the lower frequency and
power levels utilised in this work compared to most of the load modulated systems in Table 6.1.
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Figure 6.9: Measurement and simulated comparison of J-J outphasing system PAE (a) and upper
and lower branch DC currents (b) at 900 MHz for an outphasing angle sweep.
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Figure 6.10: Measured PAE and gain of J-J outphasing system for pure-mode and mixed mode
outphasing and an outphasing angle sweep of 74◦ at 900 MHz.












[215] GaN Asymmetrical Multi-Level Outphasing 1.95 18 57 56 55
[143] GaN 4-Way Outphasing 2.14 60 69 55 50
[135] GaN Conventional Chireix 2.14 >63 60 58 52
[138] GaN Chireix using Load Insensitive SMPA Branches 2.25 >54 65 50 60
[157] 65 nm CMOS-GaN Chireix using Cont. class-E Branches 0.9 >24 79 81 70
[216] GaN Doherty Outphasing Power Amplifier 2.14 112 66 58 60
[162] LDMOS RF-input Doherty Outphasing 2.17 138 >55 >55 50
[76] GaN 3-Way Doherty 2.14 100 70 >60 >55
[77] GaN 4-Way Doherty 2.14 100 77 >60 60
[146] GaN 4-Way Outphasing 2.14 105 72 >60 55
[217] GaN Asymmetric Doherty 2 15 71 >50 60
[137] GaN Chireix with class-E Branches 2.3 70.6 81 >60 >60
[136] CMOS GaN Chireix with class-E Branches 1.95 19 >70 >60 >60
[97] GaN Symmetrical Doherty 3.5 28 >70 >65 >60
[78] GaN Symmetrical Doherty 1.95 25 >60 62 60
[87] GaN Sequential Asymmetric Doherty 2.35 12.5 70 65 60
[88] GaN Sequential Asymmetric Doherty 0.65 100 79 >60 65
This work GaN J-J Chireix 0.9 28.18 83 81 65
Among the works considered, [157] is the closest comparison in terms of performance, frequency,
output power level and design approach exploiting the continuous class-E method (which also
presents the reactive second harmonic termination). However in [157] only 24-W were delivered
at maximum power by the system even though larger 15 W GaN HEMT device were utilised.
Additionally, the system in [157] comprised of additional CMOS driving circuitry which increase
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PAE at 3 dB back-off
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Output Power
Figure 6.11: Measured peak output power and PAE of J-J outphasing system for 3, 6 and 9 dB
OPBO over 140 MHz band centred around 870 MHz.
its complexity.
6.5.2 Bandwidth Investigation
The combiner implementation in this work was not designed for wideband operation. However, it
was noted that the class-J branch PA designed exhibited a constant output power and efficiency
over 200 MHz bandwidth (800 MHz - 1 GHz), due to its appropriate fundamental and second
harmonic impedance movements in the band. The bandwidth of the outphasing system has been
characterised and the results for a sweep of 140 MHz are shown in Figure 6.11. The design
appears to be centred at the wanted frequency of operation (900 MHz). A drain efficiency of
more than 50% at 6 dB back-off was recorded for 140 MHz bandwidth, leading to an estimated
fractional bandwidth of 13%.
Although several works have been published on very wideband load-modulated architectures,
with regards to the Chireix outphasing technique these results are comparable with the most
wideband outphasing amplifiers implementations.
6.5.3 System Limitations
When amplifying modern wireless communication signals one of the major constraints is the
linearity of the system. The outphasing system presented in this section is inherently nonlinear
therefore additional digital pre-distortion techniques or signal conditioning should be used to
meet the strict modern wireless communication systems requirements.
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Several works have studied the sources of nonlinearities and linearisation techniques for
LINC and ML-LINC systems in the literature [126–129], demonstrating the linearisability of the
technique. When compared to LINC systems, the interaction between the two PAs through active
load modulation is an additional source of nonlinearity. Although the linearity of the Chireix
outphasing technique has been less explored it has still been the subject of different studies which
demonstrated its potential linearisability [119, 152, 169]. In the last few years much work has
gone into studying specific digital pre-distortion techniques for dual drive PAs [104–106, 202, 218]
usually targeted at dual drive Doherty PAs, also showing promising results. Nonentheless the
complexity of the digital pre-distortion required is a major limitation for certain applications
in practical scenarios and should be considered. The need for a dual RF-input requires very
precise time-alignment between the input signals to the PA. The time alignment in turn poses
requirements on the sampling rate of the ADCs.
LINC amplifiers, described in Chapter 3, are widely considered inherently less nonlinear due
to the isolation between the two amplifier branches. Although techniques have been proposed
to operate outphasing as a single RF-input technique [74], dual input outphasing proposed in
this chapter has an increased complexity compared to single-RF input DPAs, as it requires two
separate RF chains which in a real systems would increase costs.
However, the main focus of this research has been put towards addressing the physical
mechanisms of load-modulation for different architectures and for different continuous modes of
operation PAs; its application to the design of outphasing PAs represents only one of the many
possibilities represented by the proposed approach.
6.6 Summary
A methodology for the design of outphasing PAs exploiting a reactive second harmonic is proposed.
The methodology is verified through simulation and comparison of two outphasing systems, one
based on the proposed technique and the other one on conventional approaches.
The PAs with class-J second harmonic terminations perform significantly better in the back-off
in outphasing systems when compared to PAs with a second harmonic short.
The design and measurement of a J-J outphasing amplifier showing results that compare
favourably to the state of the art are presented demonstrating a CW PAE >60% over 7dB output
power back-off. As the shape of the optimal load modulation profile of the class-J PA matches
the outphasing loading trajectories, constant drain efficiency can be obtained throughout a
wide output power dynamic range without having to sacrifice efficiency at saturation power
utilisation or output power dynamic range. The link between the component and system design
was thus bridged, analysing the intrinsic load modulation efficiency enhancement mechanism











In applications where a large amount of RF power needs to be generated, maintaining high levels
of efficiency when using RF power amplifiers is critical. If the amplification system operates over
a wide output power dynamic range, this task becomes even more challenging. The conventional
single-ended PA techniques reviewed in Chapter 2 allow very efficient operation and constant
output power over a wide bandwidth, but only over a narrow output power dynamic range. In
the 1930s, so-called efficiency enhancement techniques began to emerge to tackle this intrinsic
limitation. Among the different techniques reviewed in Chapter 3, architectures based on the
principle of load modulation have emerged as suitable technologies with DPAs leading the way.
Active load modulation consists of implementing the PA function by utilising multiple devices
in parallel combined through a non-isolating combiner, such that the impedance seen by each
PA varies as output power is modulated in an efficient manner. Depending on the degree of
PA saturation, different idealised load-modulation power control mechanisms are identified
in Chapter 4. The two power control mechanisms correspond to the way the output power is
modulated in Doherty and outphasing PAs. However, in practical applications, the distinction is
not so clean cut. Different systems are often optimised for the same goal: efficiency. Due to this,
and to the device non-idealities, real implementations result in a mix of the two power control
or load modulation mechanisms. Chapter 4 presented an in-depth study of the load modulation
of harmonically tuned and continuous mode power amplifiers. It was shown that in order to
keep the PAs operating within their desired mode of operation and design space value, both
the fundamental and harmonic load impedances should be modulated. The concept of optimal
fundamental load modulation trajectories was therefore introduced to avoid modulation of the
harmonic impedances as well as the fundamental. This concept was described and analysed for
different current source continuous modes of operations: class-B/J, -F and -F−1 and for continuous
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switch modes of operation, class-E.
The main idea consists of moving across the design space of these continuous modes to ensure
the waveforms that minimise voltage and current overlap over a wide dynamic range of output
power. From the analysis of the ideal intrinsic current and voltage waveforms, the closed-form
equations defining these load trajectories were derived. The analysis of these waveforms and the
resulting closed-form equations for the impedances can be considered a good approximation for
PAs operating at modest levels of compression.
Harmonic balance simulations and load-pull measurements on a 900 MHz GaN PA have been
shown to fit closely with the closed-form equations presented. In practice at RF and microwave
frequencies, the transistor does not behave as an ideal current source or switching device when
operated at larger compression levels. In order to assess the impact of the transistor non-idealities,
harmonic-balance load-pull simulations and measurements were carried out for PAs in deep
compression.
Throughout the simulation and measurement experiments on GaN devices, optimal load
trajectories were investigated for continuous mode PAs with different harmonic terminations.
Regardless of their mode of operation, PAs with a reactive second harmonic perform best in deep
saturation. The reactive termination allows shaping of the voltage waveform and leads to high
levels of efficiency.
These findings were then applied to the design of a real load modulated PA. Due to the
additional degree of freedom provided by the dual input RF PA and the ability to operate in deep
compression over a large output power back-off range, the outphasing technique was selected.
A PA matched only at the fundamental was designed in Chapter 5. In order to mimic
the operation of an outphasing branch PA, an extensive fundamental and harmonic load-pull
characterisation was performed. The experiment helped to verify and quantify the impact of
the harmonic terminations on the outphasing load modulation. It was again confirmed that the
optimal load trajectories vary, even in a highly saturated PA, with the second harmonic impedance
termination. Interestingly, for a region of 160◦ of second harmonic impedance angle, efficiency is
maintained constant for a given back-off when the optimal fundamental load is also presented.
The second harmonic has also been shown to play a major role in restoring efficiency when the
PA is presented with a (sub-optimal) impedance that differs from its optimal load modulation
trajectory. In outphasing PAs, the larger the wanted OPBO the further the outphasing load
trajectories are from the optimal PA load trajectory. Therefore, the larger the wanted back-off
operating range, the greater the second harmonic tuning potential for efficiency enhancement.
It was also confirmed with measurements that the optimal second harmonic impedance varies
throughout an outphasing load trajectory in a consistent and predictable fashion. As the branch
PAs of an outphasing system see a conjugate load modulation, the movement of their optimal
second harmonics follow opposite directions.
Based on these findings, the conventional assumptions in the analysis of Chireix outphasing
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FIGURE 7.1. Block diagram of harmonic injection outphasing from [13].
were questioned in Chapter 6. A design methodology was then presented consisting of an a priori
definition and selection of the PA modes of operation to be used for the outphasing amplifier
branches. An outphasing system was designed using GaN HEMT class-J PAs at an operating
frequency of 900 MHz and compared in simulation to an equivalent outphasing system using
class-F amplifiers, demonstrating a clear improvement in performance. The outphasing system
was then manufactured and demonstrated a saturated output power of 44.6 dBm and a PAE
higher than 58% over an output power dynamic range of 8 dB.
Based on the findings in this thesis, the following recommendations can be made for the
design of a high-efficiency load modulated PA:
• Recommendation 1: Use Chireix outphasing to boost efficiency in systems where complex-
ity can be offloaded into the digital domain.
As shown in Chapter 6, outphasing Chireix guarantees the promised efficiency benefits.
Outphasing PAs implemented with non-isolating combiners delivers on the promise of
large back-off efficiency since GaN PAs can utilise highly efficient near-switching mode
operation over a very wide output power dynamic range with appropriate harmonic tun-
ing. Simultaneous manipulation of the amplitude and phase of its input signal provides
the sufficient degrees of freedom to maintain high PAE as well as high drain efficiency.
Implementing outphasing amplifiers over single-RF input Doherty PAs is more complex,
but higher output power and efficiency levels can be achieved. This means that outphasing
amplifiers are most likely to be implemented for very high power transmitters where the
increased complexity is compensated for the performance gains.
• Recommendation 2: Design the second harmonic termination at the intrinsic device plane
and not just through load-pull optimisation.
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The choice of the harmonic terminations, therefore of an a priori PA design, is crucial for
maximising the back-off efficiency of GaN load modulated PAs. The maximum achievable
efficiency of a highly saturated PA is largely determined by the harmonic terminations
presented to it. Multi-harmonic load pull experiments, presented in Chapter 5, have shown
that for the same fundamental load impedance, the second harmonic manipulation causes a
variation of up to 50 percentage points PAE and 3 dB in output power. Similarly, even when
fundamental load-pull is performed and the PA is terminated at the optimal impedance
for efficiency, the selection of the second harmonic determines the maximum efficiency
level. PAs with intrinsic reactive second harmonics should be implemented for high back-off
efficiency. The presence of large harmonic components allows the waveforms to minimise
voltage and current overlap at the intrinsic drain of the transistor, thus minimising power
dissipation. The interaction of the voltage waveform in the knee region creates harmonics
which can be exploited for waveform shaping. Providing a short at the second harmonic
reduces the potential for waveform shaping. This is reflected in the fact that class-J* and -J
PAs present a larger maximum saturated and back-off efficiency when compared to class-B
PAs as shown in Chapter 4. On the other hand, when the PAs are terminated with an
optimal load for the output power their efficiency is close, as conventional continuous mode
theory would predict.
• Recommendation 3: Design the branch amplifier in class-J to maximise both power
utilisation of the device and back-off PAE.
When considered in terms of its intrinsic terminations and for a finite number of harmonics,
class-E PAs also present a reactive fundamental and harmonic termination and seem to be
a logical choice for the design of outphasing branch power amplifiers. As it was shown in
Chapter 3, due to the input phase variations, the PA branches load modulate each other,
causing the fundamental impedance seen by each PA to vary. The mode of operation is
defined by the waveforms or the intrinsic impedances presented at the current generator
plane of the PA. As the impedance seen by the PA varies throughout outphasing operation,
so does the PA mode of operation. When referring to the choice in the mode of operation
for the outphasing PA branches, the mode of operation it is that which occurs with the PA
at saturation. Among the outphasing PA requirements, there is the need to maximise the
power delivered for a given device. As explained in Chapter 2, class-E PAs can deliver less
power for a given device compared to a current source mode amplifier such as the class-J
PA. For this reason, it is advantageous to design each PA branch as a class-J rather than a
class-E, increasing the maximum achievable power and the high efficiency operating range
for a given device.
Considering the load modulation of harmonically tuned PAs at the intrinsic current generator
plane has opened up many different areas for further investigation. In particular, some explana-
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tions and techniques to predict empirical findings were given to designers. Some key areas have
been identified for future investigations that build upon the work presented in this thesis:
• Apply the theory of the load modulation of harmonically tuned PAs to design
linear Doherty systems.
The analysis of the load trajectories as well as giving information on the theoretical
efficiency of the power amplifier can also provide information on its linearity. One of the
greatest problems of the Doherty efficiency enhancement architecture is its nonlinear phase
response due to the Miller effect. It has been shown that different reactive load modulation
trajectories cause a nonlinear phase response of the voltage at the load, which in turn can
compensate for the Miller effect to provide a linear response overall. [89]. The harmonic
terminations of the continuous modes of operation that present a reactive optimal load
trajectory and cause a linear phase response could be chosen with an a priori methodology.
In this way, efficiency could be maximised without compromising phase linearity. Combining
the findings of this thesis with the design methodology proposed in [89], an a priori design
approach could be further investigated.
• Investigate the load modulation of harmonically tuned PA modes of operation
for wideband load-modulated systems.
Wide-band operation of load modulated systems has been widely investigated in the past.
The majority of the approaches proposed are based on optimisation of the matching and
combining of the amplifiers. The number of degrees of freedom means that the optimisation
approaches are likely to reach a local optimum rather than a global optimum. As the
optimal fundamental load trajectories widely change based on the harmonic termination,
this potential could be exploited by having different harmonic terminations for each branch
PA.
• Linearise the outphasing technique and estimate the complexity compared to
Doherty.
Although several works have been published to linearise outphasing systems with lossless
combining using digital pre-distortion techniques, the complexity of these algorithms
remain high and a comparison with the digital pre-distortion algorithms necessary to
linearise other load modulated architectures should be addressed explicitly.
• Investigate the implementation of conjugate modes of operation for outphasing
branch PA.
The PAs see conjugate load impedances during outphasing. The design of the branch PAs
could reflect this difference by implementing modes which have optimal load trajectories
that fit the dynamic loading caused by the architecture utilised. Essentially, the design
methodology in Chapter 6 should be validated for values of δ= 1 and δ=−1.
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• Harmonic injection outphasing for wideband and reconfigurable back-off effi-
ciency.
It was shown that the harmonic terminations can restore efficiency, even in the presence of
sub-optimal fundamental load impedances. A patent was proposed for a harmonic injection
outphasing system that is able to address this. A block diagram of the architecture is shown
in Figure 7.1. Further research should assess different ways to implement the dynamic
impedance tuning functions and their impact on overall system efficiency and complexity.
This thesis has questioned the conventional analysis of load-modulated PAs by attempting
to bridge the existing gap between component level PA design techniques and system level
design of load-modulation-based efficiency enhancement architectures. With a more thorough
understanding of the physical mechanism of efficiency enhancement, it is possible to further
maximise the efficiency of current systems or understand their intrinsic limitations. This work
has presented many ideas that can serve as a foundation for many studies developing more










MICROWAVES MAGAZINE ARTICLE ON 2016 IMS HIGH POWER
AMPLIFIER DESIGN COMPETITION
In this Appendix the article “Hitting the Sweet Spot: A Single-Ended Power Amplifier Exploiting
Class AB Sweet Spots and Optimized Third Harmonic Termination”, published in December 2016





















HARMONICALLY TUNED LOAD MODULATED POWER AMPLIFIER
In this Appendix the patent application 15/406,151 “Harmonically Tuned Load Modulated





APPENDIX B. HARMONICALLY TUNED LOAD MODULATED POWER AMPLIFIER
176
177
APPENDIX B. HARMONICALLY TUNED LOAD MODULATED POWER AMPLIFIER
178
179
APPENDIX B. HARMONICALLY TUNED LOAD MODULATED POWER AMPLIFIER
180
181
APPENDIX B. HARMONICALLY TUNED LOAD MODULATED POWER AMPLIFIER
182
183
APPENDIX B. HARMONICALLY TUNED LOAD MODULATED POWER AMPLIFIER
184
185
APPENDIX B. HARMONICALLY TUNED LOAD MODULATED POWER AMPLIFIER
186
187
APPENDIX B. HARMONICALLY TUNED LOAD MODULATED POWER AMPLIFIER
188
189
APPENDIX B. HARMONICALLY TUNED LOAD MODULATED POWER AMPLIFIER
190
191
APPENDIX B. HARMONICALLY TUNED LOAD MODULATED POWER AMPLIFIER
192
193





[1] Ericsson, “Ericsson Mobility Report.” Available from https://www.ericsson.com/en/mobility-
report/reports/june-2018, June 2018.
[2] Z. H., Understanding LTE with MATLAB: From Mathematical Modeling to Simulation and
Prototyping.
Wiley and Sons, 2014.
[3] S. Parkvall, E. Dahlman, A. Furuskar, and M. Frenne, “NR: The New 5G Radio Access
Technology,” IEEE Communications Standards Magazine, vol. 1, pp. 24–30, Dec 2017.
[4] S. Y. Lien, S. L. Shieh, Y. Huang, B. Su, Y. L. Hsu, and H. Y. Wei, “5G New Radio: Waveform,
Frame Structure, Multiple Access, and Initial Access,” IEEE Communications Magazine,
vol. 55, no. 6, pp. 64–71, 2017.
[5] D. Zimring and A. Fedosseev, “Energy efficiency, dematerialization, and the role of the
broadband forum.” Available from https://www.broadband-forum.org/standards-and-
software/informative/white-papers, September 2009.
[6] Vodafone, “Corporate responsibility review.” Available from https://www.vodafone.co.uk/cs/
groups/configfiles/documents/contentdocuments/cr_report_2008_09.pdf, 2008.
[7] K. Holger, “An overview of energy-efficiency techniques for mobile communication systems.”
Available from http://www.tkn.tu-berlin.de/fileadmin/fg112/Papers/TechReport_03_017.
pdf, 2003.
[8] S. Lundberg and T. Edler, “Energy efficiency enhancements in radio ac-
cess networks.” Available from https : / / pdfs . semanticscholar . org / e8db /
fae9053cd015c1e867aeb4e60ce017996301.pdf, 2004.
[9] M. Iwamoto, A. Williams, P.-F. Chen, A. G. Metzger, L. E. Larson, and P. M. Asbeck,
“An extended Doherty amplifier with high efficiency over a wide power range,” IEEE
Transactions on Microwave Theory and Techniques, vol. 49, pp. 2472–2479, Dec 2001.
[10] F. Raab, “Efficiency of outphasing RF power-amplifier systems,” IEEE Trans. Commun.,
vol. 33, no. 10, pp. 1094–1099, 1985.
197
BIBLIOGRAPHY
[11] Toshiba, “GT-Series UHF TV Transmitter.” Available from https://www.toshiba.co.jp/sis/en/
bcs/gt/index.htm, 2014.
[12] Rohde and Schwarz, “R and S THU9evo Liquid-Cooled Transmitter Family.” Available
from https://www.rohde-schwarz.com/nl/product/thu9evo-productstartpage_63493-
313345.html, 2016.
[13] P. E. de Falco, S. Ben Smida, K. Morris, K. Mimis, and G. Wakins, “Harmonically Tuned
Load Modulated Amplifier,” US Patent Application, no. 15 406151, 2016.
[14] W. Hallberg, P. E. de Falco, M. Özen, C. Fager, Z. Popovic, and T. Barton, “Characterization
of linear power amplifiers for LTE applications,” in 2018 IEEE Topical Conference on
RF/Microwave Power Amplifiers for Radio and Wireless Applications (PAWR), pp. 32–
34, Jan 2018.
[15] P. E. de Falco, P. Pednekar, K. Mimis, S. B. Smida, G. Watkins, K. Morris, and T. W. Barton,
“Load Modulation of Harmonically Tuned Amplifiers and Application to Outphasing
Systems,” IEEE Transactions on Microwave Theory and Techniques, vol. 65, pp. 3596–
3612, Oct 2017.
[16] P. E. de Falco, J. Birchall, and L. Smith, “Hitting the Sweet Spot: A Single-Ended Power Am-
plifier Exploiting Class AB Sweet Spots and Optimized Third Harmonic Termination,”
IEEE Microwave Magazine, vol. 18, pp. 63–70, Jan 2017.
[17] P. E. de Falco, J. Birchall, S. B. Smida, K. Morris, K. Mimis, and G. Watkins, “Asymmetrical
outphasing: Exploiting conjugate continuous modes of operation,” in 2017 IEEE Topical
Conference on RF/Microwave Power Amplifiers for Radio and Wireless Applications
(PAWR), pp. 18–21, Jan 2017.
[18] E. Arabi, P. E. de Falco, J. Birchall, K. A. Morris, and M. Beach, “Design of a triple-band
power amplifier using a genetic algorithm and the continuous mode method,” in 2017
IEEE Topical Conference on RF/Microwave Power Amplifiers for Radio and Wireless
Applications (PAWR), pp. 48–51, Jan 2017.
[19] J. Birchall, P. E. de Falco, K. Morris, and M. Beach, “Efficiency enhancement of M2M
communications over LTE using adaptive load pull techniques,” in 2017 IEEE Radio
and Wireless Symposium (RWS), pp. 26–28, Jan 2017.
[20] P. E. de Falco, K. Morris, S. Ben Smida, and G. Watkins, “On the Design of Branch




[21] P. E. de Falco, K. Mimis, S. B. Smida, K. Morris, G. Watkins, A. Yamaoka, and K. Yamaguchi,
“Single-Ended Branch PA Characterisation for Outphasing Amplifiers,” in Eur. Microw.
Conf., Oct. 2018.
[22] P. E. de Falco, K. Mimis, S. B. Smida, K. Morris, and G. Watkins, “Harmonically Tuned
Outphasing Amplifiers,” in IET Active and Passive Device Symposium, Nov. 2017.
[23] P. E. de Falco, K. Mimis, S. B. Smida, K. Morris, G. Watkins, A. Yamaoka, and K. Yam-
aguchi, “Analysis of Optimal Outphasing Load Trajectories for GaN PAs,” in Asia-Pacific
Microwave Conference Proceedings (APMC), Nov. 2018.
[24] P. E. de Falco and J. Birchall, “Harmonic Tuning of Mixed-Mode Outphasing Amplifiers,”
in GigaHertz Symposium Swedish Microwave Days, May 2018.
[25] P. E. de Falco and J. Birchall, “A Linear and Efficient 3 GHz Power Amplifier,” in National
Instruments Week Innovate Faster Workshop and Academic Forum, August 2016.
[26] Communications and P. Industries, “Gyrotron Amplifier.” Available from https://www.cpii.
com/, 03 2007.
[27] Communications and P. Industries, “Millimiter Wave Coupled Cavity TWT Series.” Avail-
able from "https://www.cpii.com/, 10 2009.
[28] Thales, “TWTs that connect you to the world.” Available from https://www.thalesgroup.com/
en/worldwide/space/magazine/thales-traveling-wave-tubes-secret-behind-satellite-
communications, 09 2014.
[29] J. Walker, Handbook of RF and Microwave Power Amplifiers.
Cambridge University Press, 2003.
[30] MACOM, “Delivered MACOM GaN in Wireless Basestations.” Available from https://www.
macom.com, 03 2007.
[31] Freescale, “Freescale RF Military Solutions.” Available from http://www.richardsonrfpd.
com/resources/RellDocuments/SYS_31/Freescale-Military-Brochure.pdf, 2015.
[32] Qorvo, “Field Proven GaN Solutions from Qorvo.” Available from https://www.qorvo.com/
resources/d/qorvo-field-proven-gan-solutions-brochure, 2015.
[33] S. Cripps, RF power amplifiers for wireless communications.
Artech House, 2006.




[35] R. S. Pengelly, S. M. Wood, J. W. Milligan, S. T. Sheppard, and W. L. Pribble, “A review of
GaN on SiC high electron-mobility power transistors and MMICs,” IEEE Transactions
on Microwave Theory and Techniques, vol. 60, pp. 1764–1783, June 2012.
[36] W. Halberg, “Frequency Reconfigurable and Linear Power Amplifiers Based on Doherty
and Varactor Load Modulation Techniques,” Thesis for the Degree of Licentiate of
Engineering, 2017.
[37] W. R. Curtice and M. Ettenberg, “A Nonlinear GaAs FET Model for Use in the Design of
Output Circuits for Power Amplifiers,” IEEE Transactions on Microwave Theory and
Techniques, vol. 33, pp. 1383–1394, Dec 1985.
[38] I. Angelov, H. Zirath, and N. Rosman, “A new empirical nonlinear model for HEMT and
MESFET devices,” IEEE Transactions on Microwave Theory and Techniques, vol. 40,
pp. 2258–2266, Dec 1992.
[39] H. Statz, P. Newman, I. W. Smith, R. A. Pucel, and H. A. Haus, “GaAs FET device and circuit
simulation in SPICE,” IEEE Transactions on Electron Devices, vol. 34, pp. 160–169,
Feb 1987.
[40] C. Fager, J. C. Pedro, N. B. de Carvalho, and H. Zirath, “Prediction of IMD in LDMOS
transistor amplifiers using a new large-signal model,” IEEE Transactions on Microwave
Theory and Techniques, vol. 50, pp. 2834–2842, Dec 2002.
[41] K. Mimis, S. Bensmida, K. A. Morris, and J. P. McGeehan, “Continuous harmonically
tuned Class-B power amplifier: A closed form equation design approach,” in 2012
IEEE/MTT-S International Microwave Symposium Digest, pp. 1–3, June 2012.
[42] N. O. Sokal and A. D. Sokal, “Class E - a new class of high-efficiency tuned single-ended
switching power amplifiers,” IEEE Journal of Solid-State Circuits, vol. 10, pp. 168–176,
Jun 1975.
[43] R. Quaglia, D. J. Shepphard, and S. Cripps, “A reappraisal of optimum output matching
conditions in microwave power transistors,” IEEE Trans. Microw. Theory and Techn.,
2016.
[44] D. M. Pozar, Microwave Engineering.
Wiley, 2011.
[45] CGH40010F. Available from https://www.wolfspeed.com/downloads/dl/file/id/317/product/
117/cgh40010.pdf, 2016.
[46] S. D. Kee et al., “The class-E/F family of ZVS switching amplifiers,” IEEE Trans. on Microw.
Theory and Techn., vol. 51, pp. 1677–1690, June 2003.
200
BIBLIOGRAPHY
[47] F. H. Raab and N. O. Sokal, “Transistor power losses in the class E tuned power amplifier,”
IEEE Journal of Solid-State Circuits, vol. 13, pp. 912–914, Dec 1978.
[48] M. Acar, A. J. Annema, and B. Nauta, “Analytical Design Equations for Class-E Power
Amplifiers,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 54,
pp. 2706–2717, Dec 2007.
[49] A. V. Grebennikov and H. Jaeger, “Class E with parallel circuit - a new challenge for high-
efficiency RF and microwave power amplifiers,” in 2002 IEEE MTT-S International
Microwave Symposium Digest (Cat. No.02CH37278), vol. 3, pp. 1627–1630 vol.3, June
2002.
[50] M. Iwadare, S. Mori, and K. Ikeda, “Even harmonic resonant class E tuned power amplifier
without RF choke,” Electronics and Communications in Japan (Part I: Communications),
vol. 79, no. 1, pp. 23 –30, 1996.
[51] F. H. Raab, “Class-F power amplifiers with maximally flat waveforms,” IEEE Trans. Microw.
Theory and Techn., vol. 45, pp. 2007–2012, Nov 1997.
[52] F. H. Raab, “Maximum efficiency and output of class-F power amplifiers,” IEEE Trans.
Microw. Theory and Techn., vol. 49, pp. 1162–1166, Jun 2001.
[53] F. H. Raab, “Class-E, class-C, and class-F power amplifiers based upon a finite number of
harmonics,” IEEE Trans. Microw. Theory and Techn., vol. 49, pp. 1462–1468, Aug 2001.
[54] D. M. Snider, “A theoretical analysis and experimental confirmation of the optimally loaded
and overdriven RF power amplifier,” IEEE Trans. on Electron Devices, vol. 14, no. 12,
pp. 851–857, 1967.
[55] J. D. Rhodes, “Output universality in maximum efficiency linear power amplifiers,” In-
ternational Journal of Circuit Theory and Applications, vol. 31, no. 4, pp. 385–405,
2003.
[56] Z. Kaczmarczyk, “High-efficiency class E,EF2, and E/F3 inverters,” IEEE Trans. on Indus-
trial Electronics, vol. 53, pp. 1584–1593, Oct 2006.
[57] S. C. Cripps et al., “On the continuity of high efficiency modes in linear RF power amplifiers,”
IEEE Microw. and Wireless Compon. Lett., vol. 19, no. 10, pp. 665–667, 2009.
[58] S. Rezaei, L. Belostotski, M. Helaoui, and F. M. Ghannouchi, “Harmonically Tuned Contin-
uous Class-C Operation Mode for Power Amplifier Applications,” IEEE Transactions on
Microwave Theory and Techniques, vol. 62, pp. 3017–3027, Dec 2014.
201
BIBLIOGRAPHY
[59] T. Canning, P. J. Tasker, and S. C. Cripps, “Continuous mode power amplifier design using
harmonic clipping contours: Theory and practice,” IEEE Trans. Microw. Theory and
Techn., vol. 62, no. 1, pp. 100–110, 2014.
[60] V. Carrubba et al., “Exploring the design space for broadband PAs using the novel “continu-
ous inverse class-F mode”,” in Eur. Microw. Conf., pp. 333–336, 2011.
[61] M. Özen, R. Jos, and C. Fager, “Continuous class-E power amplifier modes,” IEEE Trans.
on Circuits and Syst. II: Express Briefs, vol. 59, pp. 731–735, Nov 2012.
[62] I. J. Bahl, Fundamentals of RF and Microwave Transistor Amplifiers.
Wiley and Sons, 2009.
[63] M. S. Hashmi, F. M. Ghannouchi, P. J. Tasker, and K. Rawat, “Highly reflective load-pull,”
IEEE Microwave Magazine, vol. 12, pp. 96–107, June 2011.
[64] R. Pengelly and M. Saffian, “Load Pull Simulation Speeds Design of Wideband High-
Efficiency PAs [Application Notes],” IEEE Microwave Magazine, vol. 17, pp. 42–53,
March 2016.
[65] K. Mimis et al., “Multichannel and wideband power amplifier design methodology for
4G communication systems based on hybrid class-J operation,” IEEE Trans. Microw.
Theory and Techn., vol. 60, no. 8, pp. 2562–2570, 2012.
[66] P. Wright et al., “A methodology for realizing high efficiency class-J in a linear and broad-
band PA,” IEEE Trans. Microw. Theory and Techn., vol. 57, no. 12, pp. 3196–3204,
2009.
[67] H. Huang, B. Zhang, C. Yu, J. Gao, Y. Wu, and Y. Liu, “Design of Multioctave Bandwidth
Power Amplifier Based on Resistive Second-Harmonic Impedance Continuous Class-F,”
IEEE Microwave and Wireless Components Letters, vol. 27, pp. 830–832, Sept 2017.
[68] S. Y. Zheng, Z. W. Liu, X. Y. Zhang, Z. Xinyu, and W. S. Chan, “Design of Ultra-wideband
High-efficiency Extended Continuous Class-F Power Amplifier,” IEEE Transactions on
Industrial Electronics, vol. PP, no. 99, pp. 1–1, 2017.
[69] K. Chen and D. Peroulis, “Design of broadband highly efficient harmonic-tuned power am-
plifier using in-band continuous Class-F−1-F mode transferring,” IEEE Trans. Microw.
Theory and Techn., vol. 60, no. 12, pp. 4107–4116, 2012.
[70] K. Chen and D. Peroulis, “Design of Highly Efficient Broadband Class-E Power Amplifier
Using Synthesized Low-Pass Matching Networks,” IEEE Transactions on Microwave
Theory and Techniques, vol. 59, pp. 3162–3173, Dec 2011.
202
BIBLIOGRAPHY
[71] E. Arabi, P. Bagot, S. Bensmida, K. Morris, and M. Beach, “An Optimisation Based Tech-
nique for Multi-Band Power Amplifiers,” in Progress in Electromagnetic Research C,
November 2018.
[72] P. Asbeck and Z. Popovic, “ET Comes of Age: Envelope Tracking for Higher-Efficiency Power
Amplifiers,” IEEE Microwave Magazine, vol. 17, pp. 16–25, March 2016.
[73] R. Pengelly, C. Fager, and M. Özen, “Doherty’s Legacy: A History of the Doherty Power
Amplifier from 1936 to the Present Day,” IEEE Microwave Magazine, vol. 17, pp. 41–58,
Feb 2016.
[74] T. Barton, “Not just a phase: Outphasing power amplifiers,” IEEE Microwave Magazine,
vol. 17, pp. 18–31, Feb 2016.
[75] F. H. Raab, “Efficiency of Doherty RF Power-Amplifier Systems,” IEEE Transactions on
Broadcasting, vol. BC-33, pp. 77–83, Sept 1987.
[76] M. J. Pelk, W. C. E. Neo, J. R. Gajadharsing, R. S. Pengelly, and L. C. N. de Vreede, “A High-
Efficiency 100-W GaN Three-Way Doherty Amplifier for Base-Station Applications,”
IEEE Transactions on Microwave Theory and Techniques, vol. 56, pp. 1582–1591, July
2008.
[77] A. Grebennikov, “A high-efficiency 100-W four-stage Doherty GaN HEMT power amplifier
module for WCDMA systems,” in IEEE MTT-S Int. Microw. Symp. Dig., pp. 1–4, IEEE,
2011.
[78] M. Özen, K. Andersson, and C. Fager, “Symmetrical Doherty power amplifier with extended
efficiency range,” IEEE Trans. on Microw. Theory and Techn., vol. 64, pp. 1273–1284,
April 2016.
[79] G. Sun and R. H. Jansen, “Broadband Doherty Power Amplifier via Real Frequency Tech-
nique,” IEEE Transactions on Microwave Theory and Techniques, vol. 60, pp. 99–111,
Jan 2012.
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